Using Structure Alterable To Conductive State (i.e., Antifuse) Patents (Class 438/131)
-
Patent number: 8148211Abstract: Methods and systems selectively irradiate structures on or within a semiconductor substrate using a plurality of laser beams. The structures are arranged in a row extending in a generally lengthwise direction. The method generates a first laser beam that propagates along a first laser beam axis that intersects the semiconductor substrate and a second laser beam that propagates along a second laser beam axis that intersects the semiconductor substrate. The method simultaneously directs the first and second laser beams onto distinct first and second structures in the row. The method moves the first and second laser beam axes relative to the semiconductor substrate substantially in unison in a direction substantially parallel to the lengthwise direction of the row, so as to selectively irradiate structures in the row with one or more of the first and second laser beams simultaneously.Type: GrantFiled: February 4, 2005Date of Patent: April 3, 2012Assignee: Electro Scientific Industries, Inc.Inventors: Kelly J. Bruland, Brian W. Baird, Ho Wai Lo, Stephen N. Swaringen, Frank G. Evans
-
Patent number: 8148251Abstract: The present invention includes a method and system for forming a semiconductor device. Varying embodiments generate 2 dimensional alignment features in a device by implementing a 3-dimensional pattern into an underlying device substrate. Accordingly, alignments between successive device patterning steps can be determined regardless of the dilations or contractions that can take place during the device fabrication process. A first aspect of the present invention is a method for forming a semiconductor device. The method includes forming a 3-dimensional pattern in a substrate and depositing at least one material over the substrate in accordance with desired characteristics of the semiconductor device.Type: GrantFiled: January 30, 2004Date of Patent: April 3, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventor: Ping Mei
-
Patent number: 8134220Abstract: Nanotube switching devices having nanotube bridges are disclosed. Two-terminal nanotube switches include conductive terminals extending up from a substrate and defining a void in the substrate. Nantoube articles are suspended over the void or form a bottom surface of a void. The nanotube articles are arranged to permanently contact at least a portion of the conductive terminals. An electrical stimulus circuit in communication with the conductive terminals is used to generate and apply selected waveforms to induce a change in resistance of the device between relatively high and low resistance values. Relatively high and relatively low resistance values correspond to states of the device. A single conductive terminal and a interconnect line may be used. The nanotube article may comprise a patterned region of nanotube fabric, having an active region with a relatively high or relatively low resistance value. Methods of making each device are disclosed.Type: GrantFiled: June 16, 2008Date of Patent: March 13, 2012Assignee: Nantero Inc.Inventors: H. Montgomery Manning, Thomas Rueckes, Jonathan W. Ward, Brent M. Segal
-
Patent number: 8101471Abstract: A programmable anti-fuse element includes a substrate (224), an N-well (426) in the substrate, an electrically insulating layer (427) over the N-well, and a gate electrode (430) over the electrically insulating layer. The gate electrode has n-type doping so that the N-well is able to substantially contain within its boundaries a current generated following a programming event of the programmable anti-fuse element. In the same or another embodiment, a twice-programmable fuse element (100) includes a metal gate fuse (110) and an oxide anti-fuse (120) such as the programmable anti-fuse element just described.Type: GrantFiled: December 30, 2008Date of Patent: January 24, 2012Assignee: Intel CorporationInventors: Walid M. Hafez, Chia-Hong Jan, Jie-Feng Lin, Chetan Prasad, Sangwoo Pae, Zhanping Chen, Anisur Rahman
-
Patent number: 8080481Abstract: The present invention provides a method for manufacturing a semiconductor nanowire device in mass production at a low cost without an additional complex nanowire alignment process or SOI substrate by forming a single crystal silicon nanowire with a simple process without forming an ultra fine pattern using an electron beam and transferring the nanowire separated from the substrate to another oxidation layer or insulation substrate. And also, the present invention suggests a method for simply manufacturing a nanowire device transferring the nanowire from a semiconductor substrate formed thereon the nanowire to another substrate formed thereon an insulation layer or the like.Type: GrantFiled: September 21, 2006Date of Patent: December 20, 2011Assignee: Korea Electronics Technology InstituteInventors: Kook-Nyung Lee, Woo Kyeong Seong, Suk-Won Jung, Won-hyo Kim
-
Patent number: 8067288Abstract: This invention discloses a method for manufacturing a one-time programmable (OTP) memory includes a first and second MOS transistors connected in parallel and controlled by a common gate formed with a single polysilicon stripe. The method further comprises a step of implanting a drift region in a substrate region below a drain and source of the first and second MOS transistors counter doping a lightly dope drain (LDD) encompassing and surrounding a drain and a source of the first MOS transistor having a different threshold voltage than the second MOS transistor not reached by the drift region.Type: GrantFiled: October 9, 2009Date of Patent: November 29, 2011Assignee: Alpha & Omega Semiconductor, LtdInventor: Shekar Mallikararjunaswamy
-
Patent number: 8067761Abstract: The invention provides a memory cell based on variable resistance material memory element that includes an access device having a pillar structure that may also include a protective sidewall layer. The pillar access device selects and isolates the memory cell from other memory array cells and is adapted to both self-align any memory element formed thereon, and to deliver suitable programming current to the memory element. The pillar structure is formed from one or more access device layers stacked above a wordline and below the memory element. Optional resistive layers may be selectively formed within the pillar structure to minimize resistance in the access device layer and the memory element. The pillar access device may be a diode, transistor, Ovonic threshold switch or other device capable of regulating current flow to an overlying programmable memory material.Type: GrantFiled: October 20, 2010Date of Patent: November 29, 2011Assignee: Ovonyx, Inc.Inventor: Charles H. Dennison
-
Patent number: 8058701Abstract: Antifuse structures, antifuse arrays, methods of manufacturing, and methods of operating the same are provided. An antifuse structure includes bitlines formed as first diffusing regions within a semiconductor substrate, an insulation layer formed on the bitlines, and wordlines formed on the insulation layer. An antifuse array includes a plurality of antifuse structures arranged in an array.Type: GrantFiled: June 30, 2008Date of Patent: November 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-kee Kim, Yoon-dong Park, Seung-hoon Lee, I-hun Song, Won-joo Kim, Young-gu Jin, Hyuk-soon Choi, Suk-pil Kim
-
Patent number: 8043966Abstract: Disclosed are embodiments of a method that both monitors patterning integrity of etched openings (i.e., ensures that lithographically patterned and etched openings are complete) and forms on-chip conductive structures (e.g., contacts, interconnects, fuses, anti-fuses, capacitors, etc.) within such openings. The method embodiments incorporate an electro-deposition process to provide both the means by which pattern integrity of etched openings can be monitored and also the metallization required for the formation of conductive structures within the openings. Specifically, during the electro-deposition process, electron flow is established by applying a current to the back side of the semiconductor wafer, thus, eliminating the need for a seed layer. Electron flow through the wafer and into the electroplating solution is then monitored and used as an indicator of electroplating in the etched openings and, thereby, as an indicator that the openings are completely etched.Type: GrantFiled: April 11, 2008Date of Patent: October 25, 2011Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Toshiharu Furukawa, William R. Tonti
-
Patent number: 8039299Abstract: An integrated circuit is fabricated by providing a preprocessed wafer including a first electrode, depositing a dielectric material over the preprocessed wafer, etching an opening in the dielectric material to expose a portion of the first electrode and depositing a first resistivity changing material over exposed portions of the etched dielectric material and the first electrode. The first resistivity changing material is planarized to expose the etched dielectric material. A second resistivity changing material is deposited over the etched dielectric material and the first resistivity changing material, and an electrode material is deposited over the second resistivity changing material.Type: GrantFiled: August 13, 2010Date of Patent: October 18, 2011Assignee: Qimonda AGInventors: Jan Boris Philipp, Thomas Happ
-
Publication number: 20110241077Abstract: A 3D memory device is based on an array of conductive pillars and a plurality of patterned conductor planes including left side and right side conductors adjacent the conductive pillars at left side and right side interface regions. Memory elements in the left side and right side interface regions comprise a programmable element and a rectifier. The conductive pillars can be selected using two-dimensional decoding, and the left side and right side conductors in the plurality of planes can be selected using decoding on a third dimension, combined with left and right side selection.Type: ApplicationFiled: April 6, 2010Publication date: October 6, 2011Applicant: Macronix International Co., Ltd.Inventor: HSIANG-LAN LUNG
-
Patent number: 8030734Abstract: A phase change memory cell may be formed with a pair of chalcogenide phase change layers that are separated by a breakdown layer. The breakdown layer may be broken down prior to use of the memory so that a conductive breakdown point is defined within the breakdown layer. In some cases, the breakdown point may be well isolated from the surrounding atmosphere, reducing heat losses and decreasing current consumption. In addition, in some cases, the breakdown point may be well isolated from overlying and underlying electrodes, reducing issues related to contamination. The breakdown point may be placed between a pair of chalcogenide layers with the electrodes outbound of the two chalcogenide layers.Type: GrantFiled: December 30, 2008Date of Patent: October 4, 2011Assignee: STMicroelectronics S.r.l.Inventors: Charles H. Dennison, George A. Gordon, John Peters
-
Patent number: 8029722Abstract: This publication discloses a method for creating nanoscale formations. According to the method, a filler matrix and first nanoparticles embedded in the filler matrix, and two conductive electrodes are superimposed on the insulating material layer. According to the invention, a voltage is applied between the conductive electrodes, a filler matrix is used and first nanoparticles have substantially different electrical properties in order to induce self-organized localized contact creation when said voltage is applied. Potential applications of the invention include e.g. parallel-plate capacitor structures based on metal-oxide nanoparticles, such as memory cells, and high-permittivity/tunable capacitors.Type: GrantFiled: June 6, 2008Date of Patent: October 4, 2011Assignee: Valtion Teknillinen TutkimuskeskusInventors: Tomi Mattila, Ari Alastalo, Mark Allen, Heikki Seppä
-
Patent number: 8030736Abstract: A method forms an anti-fuse structure comprises a plurality of parallel conductive fins positioned on a substrate, each of the fins has a first end and a second end. A second electrical conductor is electrically connected to the second end of the fins. An insulator covers the first end of the fins and a first electrical conductor is positioned on the insulator. The first electrical conductor is electrically insulated from the first end of the fins by the insulator. The insulator is formed to a thickness sufficient to break down on the application of a predetermined voltage between the second electrical conductor and the first electrical conductor and thereby form an uninterrupted electrical connection between the second electrical conductor and the first electrical conductor through the fins.Type: GrantFiled: August 10, 2009Date of Patent: October 4, 2011Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Chandrasekharan Kothandaraman
-
Publication number: 20110223723Abstract: A method for forming a memory cell including a selection transistor and an antifuse transistor, in a technological process adapted to the manufacturing of a first and of a second types of MOS transistors of different gate thicknesses, this method including the steps of: forming the selection transistor according to the steps of manufacturing of the N-channel transistor of the second type; and forming the antifuse transistor essentially according the steps of manufacturing of the N-channel transistor of the first type, by modifying the following step: instead of performing a P-type implantation in the channel region at the same time as in the N-channel transistors of the first type, performing an N-type implantation in the channel region at the same time as in the P-channel transistors of the first type.Type: ApplicationFiled: March 2, 2011Publication date: September 15, 2011Inventors: PHILIPPE CANDELIER, Elise Le Roux
-
Patent number: 7981731Abstract: A programmable element that has a first diode having an electrode and a first insulator disposed between the substrate and said electrode of said first device, said first insulator having a first value of a given characteristic, and an FET having an electrode and a second insulator disposed between the substrate and said electrode of said second device, said second insulator having a second value of said given characteristic that is different from said first value. The electrodes of the diode and the FET are coupled to one another, and a source of programming energy is coupled to the diode to cause it to permanently decrease in resistivity when programmed. The programmed state of the diode is indicated by a current in the FET, which is read by a sense latch. Thus a small resistance change in the diode translates to a large signal gain/change in the latch. This allows the diode to be programmed at lower voltages.Type: GrantFiled: July 7, 2006Date of Patent: July 19, 2011Assignee: International Business Machines CorporationInventors: John A. Fifield, Russell J. Houghton, William R. Tonti
-
Patent number: 7982285Abstract: The present invention provides antifuse structures having an integrated heating element and methods of programming the same, the antifuse structures comprising first and second conductors and a dielectric layer formed between the conductors, where one or both of the conductors functions as both a conventional antifuse conductor and as a heating element for directly heating the antifuse dielectric layer during programming.Type: GrantFiled: January 8, 2008Date of Patent: July 19, 2011Assignee: International Business Machines CorporationInventors: Byeongju Park, Subramanian S. Iyer, Chandrasekharan Kothandaraman
-
Patent number: 7977766Abstract: Trench anti-fuse structures, design structures embodied in a machine readable medium for designing, manufacturing, or testing a programmable integrated circuit. The anti-fuse structure includes a trench having a plurality of sidewalls that extend into a substrate, a doped region in the semiconductor material of the substrate proximate to the sidewalls of the trench, a conductive plug in the trench, and a dielectric layer on the sidewalls of the trench. The dielectric layer is disposed between the conductive plug and the doped region. The dielectric layer is configured so that a programming voltage applied between the doped region and the conductive plug causes a breakdown of the dielectric layer within a region of the trench. The trench sidewalls are arranged with a cross-sectional geometrical shape that is independent of position between a bottom wall of the deep trench and a top surface of the substrate.Type: GrantFiled: August 7, 2009Date of Patent: July 12, 2011Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Jack A. Mandelman, William R. Tonti
-
Patent number: 7977131Abstract: The present invention provides a method of manufacturing a nano-array electrode with a controlled nano-structure by filling a compound having an electron-accepting structure or an electron donating structure into the fine pores of an anodic-oxide porous alumina film obtained by anodically oxidizing aluminum in electrolyte. The spaces defined between the nano-arrays formed of the compound by removing the alumina film are filled with a compound having an electron-donating structure if the nano-arrays have an electron-accepting structure and a compound having an electron-accepting structure if the nano-arrays have an electron-donating structure. A high-performance, high-efficiency photoelectric converting device comprising a nano-array electrode manufactured by the method is also disclosed.Type: GrantFiled: December 21, 2009Date of Patent: July 12, 2011Assignee: Nippon Oil CorporationInventors: Tsuyoshi Asano, Takaya Kubo, Yoshinori Nishikitani
-
Patent number: 7940593Abstract: The present invention relates to a method and circuit for verifying the state of a gated fuse element used with a one-time programmable CMOS memory device. A first expected state is set and a state of a first gate-ox fuse is sensed. The state of the first gate-ox fuse is compared to the first expected state to determine if they are equal, and a first signal is generated. A second expected state is set and a state of a second gate-ox fuse is sensed. The state of the second gate-ox fuse is compared to the second expected state to determine if they are equal, and a second signal is generated. A valid output is generated if both the first and second signals are in a correct state, both signals are high for example.Type: GrantFiled: January 14, 2004Date of Patent: May 10, 2011Assignee: Broadcom CorporationInventors: Myron J. Buer, Douglas D. Smith
-
Patent number: 7935621Abstract: Disclosed are embodiments of a circuit and method for electroplating a feature (e.g., a BEOL anti-fuse device) onto a wafer. The embodiments eliminate the use of a seed layer and, thereby, minimize subsequent processing steps (e.g., etching or chemical mechanical polishing (CMP)). Specifically, the embodiments allow for selective electroplating metal or alloy materials onto an exposed portion of a metal layer in a trench on the front side of a substrate. This is accomplished by providing a unique wafer structure that allows a current path to be established from a power supply through a back side contact and in-substrate electrical connector to the metal layer. During electrodeposition, current flow through the current path can be selectively controlled. Additionally, if the electroplated feature is an anti-fuse device, current flow through this current path can also be selectively controlled in order to program the anti-fuse device.Type: GrantFiled: February 15, 2008Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Toshiharu Furukawa, William R. Tonti
-
Patent number: 7927995Abstract: An anti-fuse structure that included a buried electrically conductive, e.g., metallic layer as an anti-fuse material as well as a method of forming such an anti-fuse structure are provided. According to the present invention, the inventive anti-fuse structure comprises regions of leaky dielectric between interconnects. The resistance between these original interconnects starts decreasing when two adjacent interconnects are biased and causes a time-dependent dielectric breakdown, TDDB, phenomenon to occur. Decreasing of the resistance between adjacent interconnects can also be expedited via increasing the local temperature.Type: GrantFiled: August 14, 2009Date of Patent: April 19, 2011Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Lawrence A. Clevenger, Timothy J. Dalton, Nicholas C. Fuller, Louis C. Hsu
-
Patent number: 7923305Abstract: A method of making a device includes forming a first sacrificial layer over an underlying layer, forming a first photoresist layer over the first sacrificial layer, patterning the first photoresist layer to form first photoresist features, rendering the first photoresist features insoluble to a solvent, forming a second photoresist layer over the first photoresist features, patterning the second photoresist layer to form second photoresist features, etching the first sacrificial layer using both the first and the second photoresist features as a mask to form first sacrificial features, forming a spacer layer over the first sacrificial features, etching the spacer layer to form spacer features and to expose the sacrificial features, removing the first sacrificial features, and etching at least part of the underlying layer using the spacer features as a mask.Type: GrantFiled: January 12, 2010Date of Patent: April 12, 2011Assignee: SanDisk 3D LLCInventors: Natalie Nguyen, Paul Wai Kie Poon, Steven J. Radigan, Michael Konevecki, Yung-Tin Chen
-
Patent number: 7919363Abstract: A semiconductor device includes a semiconductor chip. External connection pads and further pads are disposed over a surface of the semiconductor chip. Selected ones of the further pads are electrically connected to one another so as to activate selected functions within the semiconductor chip.Type: GrantFiled: April 21, 2006Date of Patent: April 5, 2011Assignee: Infineon Technologies AGInventors: Armin Fischer, Alexander Von Glasow
-
Patent number: 7915093Abstract: A system and method are disclosed for manufacturing an integrated circuit anti-fuse in conjunction with a tungsten plug process. A tungsten plug is formed in a dielectric layer that overlies a portion of P type silicon and an adjacent portion of N type silicon. The dielectric layer is etched to create a first anti-fuse contact opening down to the underlying P type silicon and a second anti-fuse contact opening down to the underlying N type silicon. A metal layer is deposited over the tungsten plug and over the dielectric layer and etched to form an anti-fuse metal contact in each of two anti-fuse contact openings. A bias voltage is applied to the anti-fuse metal contacts to activate the anti-fuse.Type: GrantFiled: October 24, 2006Date of Patent: March 29, 2011Assignee: National Semiconductor CorporationInventors: Sergei Drizlikh, Ashish Kushwaha, Thomas James Moutinho, David Tucker
-
Patent number: 7915094Abstract: A method of making a nonvolatile memory device includes fabricating a diode in a low resistivity, programmed state without an electrical programming step. The memory device includes at least one memory cell. The memory cell is constituted by the diode and electrically conductive electrodes contacting the diode.Type: GrantFiled: October 2, 2009Date of Patent: March 29, 2011Assignee: SanDisk 3D LLCInventors: Tanmay Kumar, S. Brad Herner
-
Patent number: 7915095Abstract: An antifuse contains a first silicide layer, a grown silicon oxide antifuse layer on a first surface of the first silicide layer, and a first semiconductor layer having a first surface in contact with the antifuse layer.Type: GrantFiled: January 13, 2010Date of Patent: March 29, 2011Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7911025Abstract: Techniques are provided for fuse/anti-fuse structures, including an inner conductor structure, an insulating layer spaced outwardly of the inner conductor structure, an outer conductor structure disposed outwardly of the insulating layer, and a cavity-defining structure that defines a cavity, with at least a portion of the cavity-defining structure being formed from at least one of the inner conductor structure, the insulating layer, and the outer conductor structure. Methods of making and programming the fuse/anti-fuse structures are also provided.Type: GrantFiled: May 27, 2008Date of Patent: March 22, 2011Assignee: International Business Machines CorporationInventors: Louis C. Hsu, Rajiv V. Joshi, Jack Allan Mandelman, Chih-Chao Yang
-
Publication number: 20110065243Abstract: A method of making a non-volatile memory device includes providing a substrate having a substrate surface, and forming a non-volatile memory array over the substrate surface. The non-volatile memory array includes an array of semiconductor diodes, and each semiconductor diode of the array of semiconductor diodes is disposed substantially parallel to the substrate surface.Type: ApplicationFiled: November 18, 2010Publication date: March 17, 2011Applicant: SanDisk 3D LLCInventors: Steven Maxwell, Michael Konevecki, Mark H. Clark, Usha Raghuram
-
Patent number: 7892904Abstract: A semiconductor device with an amorphous silicon (a-Si) metal-oxide-nitride-oxide-silicon (MONOS) or metal-aluminum oxide-silicon (MAS) memory cell structure with one-time programmable (OTP) function. The device includes a substrate, a first dielectric layer overlying the substrate, and one or more source or drain regions embedded in the first dielectric layer with a co-planar surface of n-type a-Si and the first dielectric layer. Additionally, the device includes a p-i-n a-Si diode junction. The device further includes a second dielectric layer on the a-Si p-i-n diode junction and a metal control gate overlying the second dielectric layer. Optionally the device with OTP function includes a conductive path formed between n-type a-Si layer and the metal control gate. A method of making the same memory cell structure is provided and can be repeated to integrate the structure three-dimensionally.Type: GrantFiled: October 27, 2008Date of Patent: February 22, 2011Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Mieno Fumitake
-
Patent number: 7880266Abstract: The present invention provides antifuse structures having an integrated heating element and methods of programming the same, the antifuse structures comprising first and second conductors and a dielectric layer formed between the conductors, where one or both of the conductors functions as both a conventional antifuse conductor and as a heating element for directly heating the antifuse dielectric layer during programming.Type: GrantFiled: December 3, 2007Date of Patent: February 1, 2011Assignee: International Business Machines CorporationInventors: Byeongju Park, Subramanian S. Iyer, Chandrasekharan Kothandaraman
-
Patent number: 7846782Abstract: A method of making a non-volatile memory device includes providing a substrate having a substrate surface, and forming a non-volatile memory array over the substrate surface. The non-volatile memory array includes an array of semiconductor diodes, and each semiconductor diode of the array of semiconductor diodes is disposed substantially parallel to the substrate surface.Type: GrantFiled: September 28, 2007Date of Patent: December 7, 2010Assignee: SanDisk 3D LLCInventors: Steven Maxwell, Michael Konevecki, Mark H. Clark, Usha Raghuram
-
Patent number: 7833843Abstract: A method of forming a memory cell involves forming a semiconductor junction diode in series with an antifuse. The cell is programmed by rupture of the antifuse. The semiconductor junction diode comprises silicon, the silicon crystallized in contact with a silicide. The silicide apparently provides a template for crystallization, improving crystallinity and conductivity of the diode, and reducing the programming voltage required to program the cell. It is advantageous to reduce a dielectric layer (such as an oxide, nitride, or oxynitride) intervening between the silicon and the silicon-forming metal during the step of forming the silicide.Type: GrantFiled: December 19, 2006Date of Patent: November 16, 2010Assignee: SanDisk 3D LLCInventor: Scott Brad Herner
-
Publication number: 20100270593Abstract: A 3D memory device is based on an array of electrode pillars and a plurality of electrode planes that intersect the electrode pillars at interface regions that include memory elements that comprise a programmable element and a rectifier. The electrode pillars can be selected using two-dimensional decoding, and the plurality of electrode planes can be selected using decoding on a third dimension.Type: ApplicationFiled: April 27, 2009Publication date: October 28, 2010Applicant: Macronix International Co., Ltd.Inventors: Hsiang-Lan Lung, Hang-Ting Lue
-
Patent number: 7820491Abstract: A semiconductor device has a semiconductor substrate that in turn has a top semiconductor layer portion and a major supporting portion under the top semiconductor layer portion. An interconnect layer is over the semiconductor layer. A memory array is in a portion of the top semiconductor layer portion and a portion of the interconnect layer. The memory is erased by removing at least a portion of the major supporting portion and, after the step of removing, applying light to the memory array from a side opposite the interconnect layer. The result is that the memory array receives light from the backside and is erased.Type: GrantFiled: January 5, 2007Date of Patent: October 26, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Rajesh A. Rao, Leo Mathew, Ramachandran Muralidhar, Bruce E. White
-
Patent number: 7820492Abstract: An electrical fuse (eFuse) has a gate prepared from a conductive or partially conductive material such as polysilicon, a semiconductor substrate having a pipe region in proximity to the gate, and first and second electrode regions adjacent the pipe region. A metal silicide layer is provided on the semiconductor substrate adjacent the pipe region. When a programming voltage is applied, the metal silicide undergoes a thermally induced phase transition in the pipe region. The eFuse has improved reliability and can be programmed with relatively low voltages.Type: GrantFiled: May 25, 2007Date of Patent: October 26, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Katsura Miyashita, Yoshiaki Toyoshima
-
Patent number: 7816188Abstract: A high density plasma oxidation process is provided in which a dielectric film is formed having a predetermined thickness. Plasma oxidation conditions are provided such that the growth rate of the dielectric film is limited in order to produce dielectric layer having a precise thickness and uniformity. The high density plasma oxidation process can be used to fabricate gate oxide layers, passivation layers and antifuse layers in semiconductor devices such as semiconductor memory devices and multi-level memory arrays.Type: GrantFiled: July 30, 2001Date of Patent: October 19, 2010Assignee: SanDisk 3D LLCInventors: Michael A. Vyvoda, N. Johan Knall, James M. Cleeves
-
Patent number: 7816189Abstract: A very high density field programmable memory is disclosed. An array is formed vertically above a substrate using several layers, each layer of which includes vertically fabricated memory cells. The cell in an N level array may be formed with N+1 masking steps plus masking steps needed for contacts. Maximum use of self alignment techniques minimizes photolithographic limitations. In one embodiment the peripheral circuits are formed in a silicon substrate and an N level array is fabricated above the substrate.Type: GrantFiled: October 26, 2007Date of Patent: October 19, 2010Assignee: SanDisk 3D LLCInventors: Vivek Subramanian, James M. Cleeves
-
Publication number: 20100244186Abstract: A nonvolatile semiconductor memory device, includes: a stacked structural unit including a plurality of stacked component units stacked in a first direction, each of the stacked component units including a first conducting film made of a semiconductor of a first conductivity type provided perpendicular to the first direction and a first insulating film stacked in the first direction with the first conducting film; a semiconductor pillar piercing the stacked structural unit in the first direction and including a conducting region of a second conductivity type, the semiconductor pillar including a first region opposing each of the first conducting films, and a second region provided between the first regions with respect to the first direction, the second region having a resistance different from a resistance of the first region; and a second insulating film provided between the semiconductor pillar and the first conducting film.Type: ApplicationFiled: March 12, 2010Publication date: September 30, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Ryota KATSUMATA, Masaru KITO, Yoshiaki FUKUZUMI, Masaru KIDOH, Hiroyasu TANAKA, Yosuke KOMORI, Megumi ISHIDUKI, Hideaki AOCHI, Ryouhei KIRISAWA, Junya MATSUNAMI, Tomoko FUJIWARA
-
Patent number: 7790518Abstract: A method of trimming down the volume of a semiconductor resistor element using electrical resistance feedback. After forming conductive material disposed between a pair of electrodes, a voltage is applied to the electrodes to produce an electrical current through the conductive material sufficient to heat and melt away a portion of the conductive material. By reducing the volume of the conductive material, its resistance is increased. The application of the voltage is ceased once the desired dimensions (and thus resistivity) of the conductive material is reached. The resulting semiconductor resistor element could have a fixed resistance, or could have a variable resistance (by using phase change memory material).Type: GrantFiled: February 7, 2008Date of Patent: September 7, 2010Assignee: Silicon Storage Technology, Inc.Inventors: Bomy Chen, Ya-Fen Lin, Zhitang Song, Songlin Feng
-
Patent number: 7790517Abstract: A method of manufacturing a semiconductor device forms an N? diffusion layer to be a source/drain region of a grooved transistor simultaneously with an N? diffusion layer of a channel region directly under a gate electrode of an antifuse element. The formation of the N? diffusion layer directly under the gate electrode of the antifuse element stabilizes electrical connection between the gate electrode and the source/drain diffusion region even during writing with a low write voltage.Type: GrantFiled: September 12, 2007Date of Patent: September 7, 2010Assignee: Elpida Memory, Inc.Inventors: Kazutaka Manabe, Eiji Kitamura
-
Publication number: 20100221874Abstract: A method for preventing arcing during deep via plasma etching is provided. The method comprises forming a first patterned set of parallel conductive lines over a substrate and forming a plurality of semiconductor pillars on the first patterned set of parallel conductive lines and extending therefrom, wherein a pillar comprises a first barrier layer, an antifuse layer, a diode, and a second barrier layer, wherein an electric current flows through the diode upon a breakdown of the antifuse layer. The method further comprises depositing a dielectric between the plurality of semiconductor pillars, and plasma etching a deep via recess through the dielectric and through the underlying layer after the steps of forming a plurality of semiconductor pillars and depositing a dielectric. An embodiment of the invention comprises a memory array device.Type: ApplicationFiled: May 5, 2010Publication date: September 2, 2010Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiu-Lan Kuo, Kern-Huat Ang
-
Patent number: 7785937Abstract: An electrical fuse and a first dielectric layer thereupon are formed on a semiconductor substrate. Self-assembling block copolymers containing two or more different polymeric block components are applied into a recessed region surrounded by a dielectric template layer. The self-assembling block copolymers are then annealed to form a pattern of multiple circles having a sublithographic diameter. The pattern of multiple circles is transferred into the first dielectric layer by a reactive ion etch, wherein the portion of the first dielectric layer above the fuselink has a honeycomb pattern comprising multiple circular cylindrical holes. A second dielectric layer is formed over the circular cylindrical holes by a non-conformal chemical vapor deposition and sublithographic cavities are formed on the fuselink. The sublithographic cavities provide enhanced thermal insulation relative to dielectric materials to the fuselink so that the electrical fuse may be programmed with less programming current.Type: GrantFiled: September 17, 2009Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Deok-kee Kim, Wai-Kin Li, Haining S. Yang
-
Publication number: 20100203719Abstract: A first via opening is formed to a first conductor and a second via opening is formed to a second conductor. The first and second via openings are formed through insulative material. Then, the first conductor is masked from being exposed through the first via opening and to leave the second conductor outwardly exposed through the second via opening. An antifuse dielectric is formed within the second via opening over the exposed second conductor while the first conductor is masked. Then, the first conductor is unmasked to expose it through the first via opening. Then, conductive material is deposited to within the first via opening in conductive connection with the first conductor to form a conductive interconnect within the first via opening to the first conductor and to within the second via opening over the antifuse dielectric to form an antifuse comprising the second conductor, the antifuse dielectric within the second via opening and the conductive material deposited to within the second via opening.Type: ApplicationFiled: April 19, 2010Publication date: August 12, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Jasper Gibbons, Darren Young
-
Patent number: 7767499Abstract: A method is disclosed to form an upward-pointing p-i-n diode formed of deposited silicon, germanium, or silicon-germanium. The diode has a bottom heavily doped p-type region, a middle intrinsic or lightly doped region, and a top heavily doped n-type region. The top heavily doped p-type region is doped with arsenic, and the semiconductor material of the diode is crystallized in contact with an appropriate silicide, germanide, or silicide-germanide. A large array of such upward-pointing diodes can be formed with excellent uniformity of current across the array when a voltage above the turn-on voltage of the diodes is applied. This diode is advantageously used in a monolithic three dimensional memory array.Type: GrantFiled: March 27, 2007Date of Patent: August 3, 2010Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Publication number: 20100181621Abstract: An integrated circuit, design structures and methods of forming the integrated circuit which includes a signal pad ESD coupled to an I/O signal pad and a power supply ESD coupled to a source VDD. The signal pad ESD and the power supply ESD are integrated in a single ESD structure.Type: ApplicationFiled: January 19, 2009Publication date: July 22, 2010Applicant: International Business Machines CorporationInventors: Shunhua T. Chang, Kiran V. Chatty, Robert J. Gauthier, JR., Mujahid Muhammad
-
Patent number: 7759668Abstract: A memory device includes first and second electrodes and a phase-changeable material region disposed between the first and second electrodes and including first and second portions contacting respective ones of the first and second electrodes and a third portion interconnecting the first and second portions and configured to preferentially heat with respect to the first and second portions responsive to a current passing between the first and second electrodes. The first and second portions of the phase-changeable material region may contact respective ones of the first and second electrodes at respective first and second electrode contact surfaces and the third portion may have a cross-sectional area that is less than areas of each of the first and second contact surfaces. For example, the third portion may include a filament portion extending between the first and second portions.Type: GrantFiled: August 24, 2007Date of Patent: July 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Ho Ahn
-
Patent number: 7745809Abstract: Embodiments of the present invention provide an apparatus comprising a substrate comprising an emitter layer and at least one emitter interface adjacent to the emitter layer, and a metal protective layer on a top surface of the at least one emitter interface. A method of manufacturing such an apparatus is also disclosed. The method may include performing plasma nitridation directed at column micro-trench strips. Other embodiments are also described.Type: GrantFiled: April 3, 2008Date of Patent: June 29, 2010Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Albert Wu, Chien-Chuan Wei, Runzi Chang, Winston Lee, Peter Lee
-
Publication number: 20100136751Abstract: A method is described for monolithically forming a first memory level above a substrate, the method including: (a) forming a plurality of first substantially parallel, substantially coplanar conductors above the substrate, the first conductors extending in a first direction; (b) forming a plurality of vertically oriented contiguous p-i-n diodes above the first conductors, the contiguous p-in diode comprising semiconductor material crystallized in contact with a silicide, silicide-germanide, or germanide layer; (c) forming a plurality of second substantially parallel, substantially coplanar conductors, the second conductors above the contiguous p-i-n diodes, the second conductors extending in a second direction different from the first direction, each contiguous p-i-n diode vertically disposed between one of the first conductors and one of the second conductors; (d) and forming a plurality of dielectric rupture antifuses, each dielectric rupture antifuse disposed between one of the contiguous p-i-n diodes andType: ApplicationFiled: February 2, 2010Publication date: June 3, 2010Inventor: S. Brad Herner
-
Patent number: 7728390Abstract: A method for preventing arcing during deep via plasma etching is provided. The method comprises forming a first patterned set of parallel conductive lines over a substrate and forming a plurality of semiconductor pillars on the first patterned set of parallel conductive lines and extending therefrom, wherein a pillar comprises a first barrier layer, an antifuse layer, a diode, and a second barrier layer, wherein an electric current flows through the diode upon a breakdown of the antifuse layer. The method further comprises depositing a dielectric between the plurality of semiconductor pillars, and plasma etching a deep via recess through the dielectric and through the underlying layer after the steps of forming a plurality of semiconductor pillars and depositing a dielectric. An embodiment of the invention comprises a memory array device.Type: GrantFiled: May 6, 2005Date of Patent: June 1, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiu-Lan Kuo, Kern-Huat Ang