Vertical Channel Patents (Class 438/137)
-
Patent number: 8202772Abstract: Semiconductor devices and methods of making the devices are described. The devices can be junction field-effect transistors (JFETs). The devices have raised regions with sloped sidewalls which taper inward. The sidewalls can form an angle of 5° or more from vertical to the substrate surface. The devices can have dual-sloped sidewalls in which a lower portion of the sidewalls forms an angle of 5° or more from vertical and an upper portion of the sidewalls forms an angle of <5° from vertical. The devices can be made using normal (i.e., 0°) or near normal incident ion implantation. The devices have relatively uniform sidewall doping and can be made without angled implantation.Type: GrantFiled: October 1, 2010Date of Patent: June 19, 2012Assignee: SS SC IP, LLCInventors: David C. Sheridan, Andrew P. Ritenour
-
Patent number: 8174066Abstract: A semiconductor device includes: a semiconductor layer; a first conductivity type region of a first conductivity type formed in a base layer portion of the semiconductor layer; a body region of a second conductivity type formed in the semiconductor layer to be in contact with the first conductivity type region; a trench formed by digging the semiconductor layer from the surface thereof to pass through the body region so that the deepest portion thereof reaches the first conductivity type region; a gate insulating film formed on the bottom surface and the side surface of the trench; a gate electrode buried in the trench through the gate insulating film; a source region of the first conductivity type formed in a surface layer portion of the semiconductor layer on a side in a direction orthogonal to the gate width with respect to the trench to be in contact with the body region; and a high-concentration region of the second conductivity type, formed in the body region on a position opposed to the trench in the dType: GrantFiled: August 8, 2008Date of Patent: May 8, 2012Assignee: Rohm Co., Ltd.Inventor: Naoki Izumi
-
Patent number: 8163618Abstract: This invention discloses a new switching device supported on a semiconductor that includes a drain disposed on a first surface and a source region disposed near a second surface of said semiconductor opposite the first surface. The switching device further includes an insulated gate electrode disposed on top of the second surface for controlling a source to drain current. The switching device further includes a source electrode interposed into the insulated gate electrode for substantially preventing a coupling of an electrical field between the gate electrode and an epitaxial region underneath the insulated gate electrode. The source electrode further covers and extends over the insulated gate for covering an area on the second surface of the semiconductor to contact the source region. The semiconductor substrate further includes an epitaxial layer disposed above and having a different dopant concentration than the drain region.Type: GrantFiled: February 9, 2010Date of Patent: April 24, 2012Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Anup Bhalla, Daniel Ng, Tiesheng Li, Sik K. Lui
-
Patent number: 8145020Abstract: A semiconductor device includes a direct light-triggered thyristor triggered by an optical gate signal, a first optical fiber connected to the direct light-triggered thyristor and through which the optical gate signal is transmitted, a second optical fiber used to extend the first optical fiber, and a inter-optical-fiber relaying unit configured to connect the first optical fiber to the second optical fiber and to input the optical gate signal output from the second optical fiber to the first optical fiber.Type: GrantFiled: October 22, 2009Date of Patent: March 27, 2012Assignee: Toshiba Mitsubishi—Electric Industrial Systems CorporationInventor: Takafumi Fujimoto
-
Patent number: 8134142Abstract: The invention suggests a transistor (21) comprising a source (24) and a drain (29) as well as a barrier region (27) located between the source and the drain. The barrier region is separated from the source and the drain by intrinsic or lowly doped regions (26, 28) of a semiconductor material. Potential barriers are formed at the interfaces of the barrier region and the intrinsic or lowly doped regions. A gate electrode (32) is provided in the vicinity of the potential barriers such that the effective height and/or width of the potential barriers can be modulated by applying an appropriate voltage to the gate electrode.Type: GrantFiled: January 24, 2007Date of Patent: March 13, 2012Assignee: NXP B.V.Inventors: Godefridus Hurkx, Prabhat Agarwal
-
Patent number: 8093122Abstract: A method for fabricating a vertical channel transistor includes forming a structure including a plurality of trimmed pillar patterns, forming a conductive layer for a gate electrode including a seam over a resultant structure with the pillar patterns, performing an etch-back process until the seam is exposed, and forming a gate electrode by etching the etch-backed conductive layer.Type: GrantFiled: June 27, 2008Date of Patent: January 10, 2012Assignee: Hynix Semiconductor Inc.Inventor: Chun-Hee Lee
-
Patent number: 8093107Abstract: A thyristor based semiconductor device includes a thyristor having cathode, P-base, N-base and anode regions disposed in electrical series relationship. The N-base region for the thyristor has a cross-section that defines an inverted “T” shape, wherein a buried well in semiconductor material forms is operable as a part of the N-base. The stem to the inverted “T” shape extends from the upper surface of the semiconductor material to the buried well. The P-base region for the thyristor extends laterally outward from a side of the stem that is opposite the anode region of the thyristor, and is further bounded between the buried well and a surface of the semiconductor material. A thinned portion for the N-base is defined between the cathode region of the thyristor and the buried well, and may include supplemental dopant of concentration greater than that for some other portion of the N-base.Type: GrantFiled: November 14, 2008Date of Patent: January 10, 2012Assignee: T-RAM Semiconductor, Inc.Inventors: Farid Nemati, Scott Robins, Kevin J. Yang
-
Patent number: 8084811Abstract: Power devices with super junctions and associated methods of manufacturing are disclosed herein. In one embodiment, a method for forming a power device includes forming an epitaxial layer on a substrate material and forming a trench in the epitaxial layer. The trench has a first sidewall, a second sidewall, and a bottom between the first and second sidewalls. The method also includes forming an insulation material on at least one of the first and second sidewalls of the trench and diffusing a dopant into the epitaxial layer via at least one of the first and second sidewalls of the trench via the insulation material.Type: GrantFiled: October 8, 2009Date of Patent: December 27, 2011Assignee: Monolithic Power Systems, Inc.Inventors: Donald R. Disney, Michael R. Hsing
-
Patent number: 8084778Abstract: There is provided an LED package having high heat dissipation efficiency. An LED package according to an aspect of the invention may include: a package body including a first groove portion being recessed into the package body and provided as a mounting area on the top of the package body; first and second lead frames arranged on a lower surface of the first groove portion while parts of the first and second lead frames are exposed; an LED chip mounted onto the lower surface of the first groove portion and electrically connected to the first and second lead frames; and a plurality of heat dissipation patterns provided on the bottom of the package body and formed of carbon nanotubes.Type: GrantFiled: October 1, 2009Date of Patent: December 27, 2011Assignee: Samsung LED Co., Ltd.Inventors: Ho Sun Paek, Hak Hwan Kim, Young Jin Lee, Hyung Kun Kim, Suk Ho Jung
-
Patent number: 8067289Abstract: A semiconductor device and a method of manufacturing a semiconductor device. A semiconductor device may include an epitaxial layer over a semiconductor substrate, a first well region over a epitaxial layer, a first isolation layer and/or a third isolation layer at opposite sides of said first well region and/or a second isolation layer over a first well region between first and third isolation layers. A semiconductor device may include a gate over a second isolation layer. A semiconductor device may include a second well region over a first well region between a third isolation layer and a gate, a first ion-implanted region over a second well region between a third isolation layer and a gate, and/or a second ion-implanted region between a first ion-implanted region and a gate. A semiconductor device may include an accumulation channel between a second well region and a gate.Type: GrantFiled: December 2, 2009Date of Patent: November 29, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Il-Yong Park
-
Patent number: 8058655Abstract: Semiconductor devices and methods of making the devices are described. The devices can be junction field-effect transistors (JFETs). The devices have raised regions with sloped sidewalls which taper inward. The sidewalls can form an angle of 5° or more from vertical to the substrate surface. The devices can have dual-sloped sidewalls in which a lower portion of the sidewalls forms an angle of 5° or more from vertical and an upper portion of the sidewalls forms an angle of <5° from vertical. The devices can be made using normal (i.e., 0°) or near normal incident ion implantation. The devices have relatively uniform sidewall doping and can be made without angled implantation.Type: GrantFiled: November 5, 2009Date of Patent: November 15, 2011Assignee: SS SC IP, LLCInventors: David C. Sheridan, Andrew P. Ritenour
-
Publication number: 20110254010Abstract: Semiconductor switching devices include a first wide band-gap semiconductor layer having a first conductivity type. First and second wide band-gap well regions that have a second conductivity type that is opposite the first conductivity type are provided on the first wide band-gap semiconductor layer. A non-wide band-gap semiconductor layer having the second conductivity type is provided on the first wide band-gap semiconductor layer. First and second wide band-gap source/drain regions that have the first conductivity type are provided on the first wide band-gap well region. A gate insulation layer is provided on the non-wide band-gap semiconductor layer, and a gate electrode is provided on the gate insulation layer.Type: ApplicationFiled: April 16, 2010Publication date: October 20, 2011Inventor: Qingchun Zhang
-
Patent number: 7977768Abstract: Semiconductor devices and methods of manufacture thereof are disclosed. In one embodiment, a semiconductor device includes a workpiece having a buried layer disposed beneath a top portion thereof. A trench is disposed in the workpiece extending at least through the buried layer. At least one sinker contact is disposed in the top portion of the workpiece. The at least one sinker contact is proximate sidewalls of at least a portion of the trench and is adjacent the buried layer. An insulating material is disposed on the sidewalls of the trench. A conductive material is disposed within the trench and is coupled to a lower portion of the workpiece.Type: GrantFiled: April 1, 2008Date of Patent: July 12, 2011Assignee: Infineon Technologies AGInventors: Karl-Heinz Mueller, Holger Arnim Poehle
-
Patent number: 7943444Abstract: A semiconductor device includes a tube-type channel formed over a semiconductor substrate. The tube-type channel is connected to first and second conductive lines. A bias electrode is formed in the tube-type channel. The bias electrode is connected to the semiconductor substrate. An insulating film is disposed between the tube-type channel and the bias electrode. A surrounding gate electrode is formed over the tube-type channel.Type: GrantFiled: February 12, 2010Date of Patent: May 17, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sung Woong Chung
-
Patent number: 7928469Abstract: The present invention provides a MOSFET and so forth that offer high breakdown voltage and low on-state loss (high channel mobility and low gate threshold voltage) and that can easily achieve normally OFF. A drift layer 2 of a MOSFET made of silicon carbide according to the present invention has a first region 2a and a second region 2b. The first region 2a is a region from the surface to a first given depth. The second region 2b is formed in a region deeper than the first given depth. The impurity concentration of the first region 2a is lower than the impurity concentration of the second region 2b.Type: GrantFiled: October 6, 2006Date of Patent: April 19, 2011Assignee: Mitsubishi Electric CorporationInventors: Keiko Fujihira, Naruhisa Miura, Kenichi Ohtsuka, Masayuki Imaizumi
-
Patent number: 7927927Abstract: A semiconductor package substrate (11) has an array of package sites (13, 14, 16, and 21) that are substantially identical. The entire array of package sites (13, 14, 16, and 21) is covered by an encapsulant (19). The individual package sites (13, 14, 16, and 21) are singulated by sawing through the encapsulant (19) and the underlying semiconductor package substrate (11).Type: GrantFiled: August 13, 2001Date of Patent: April 19, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Son Ky Quan, Samuel L. Coffman, Bruce Reid, Keith E. Nelson, Deborah A. Hagen
-
Patent number: 7843009Abstract: An integrated circuit is made of a semiconductor material and comprises an input and/or terminal connected to an output transistor forming a parasitic element capable of triggering itself under the effect of an electrostatic discharge applied to the terminal. The integrated circuit comprises a protection device formed so as to be biased at the same time as the parasitic element under the effect of an electrostatic discharge, and more than the parasitic element to evacuate a discharge current as a priority.Type: GrantFiled: July 26, 2007Date of Patent: November 30, 2010Assignee: STMicroelectronics SAInventors: John Brunel, Nicolas Froidevaux
-
Patent number: 7838117Abstract: Provided is a silicone-sealed LED including: a LED chip, a cured silicone rubber layer which coats the LED chip, and a cured silicone resin layer which coats and seals the periphery of the cured silicone rubber layer. Also provided are a process for producing the silicone-sealed LED and a process for sealing a LED. In the silicone-sealed LED, a silicone rubber layer disposed between a silicone resin layer that represents the sealing body and a LED chip functions as a buffer layer, meaning cracks are not easily generated in the silicone resin layer that represents the sealing body, while full use is made of the excellent heat resistance, weather resistance, and color fastness of the silicone rubber and the silicone resin.Type: GrantFiled: January 19, 2006Date of Patent: November 23, 2010Assignee: Shin-Etsu Chemical Co., Ltd.Inventors: Kei Miyoshi, Eiichi Tabei
-
Patent number: 7824969Abstract: Disclosed herein is a tunneling fin field effect transistor comprising a fin disposed on a box layer disposed in a wafer; the wafer comprising a silicon substrate and a buried oxide layer. The fin comprises a silicide body that comprises a first silicide region and a second silicide region and forms a short between N and P doped regions. The silicide body is disposed on a surface of the buried oxide layer. A tunneling device disposed between the first silicide region and the second silicide region; the tunneling device comprising a first P-N junction. A gate electrode is further disposed around the fin; the gate electrode comprising a second P-N junction, and a third silicide region; the third silicide region forming a short between N and P doped regions in the gate electrode.Type: GrantFiled: January 23, 2008Date of Patent: November 2, 2010Assignee: International Business Machines CorporationInventor: Huilong Zhu
-
Patent number: 7820511Abstract: Wide bandgap semiconductor devices including normally-off VJFET integrated power switches are described. The power switches can be implemented monolithically or hybridly, and may be integrated with a control circuit built in a single- or multi-chip wide bandgap power semiconductor module. The devices can be used in high-power, temperature-tolerant and radiation-resistant electronics components. Methods of making the devices are also described.Type: GrantFiled: July 6, 2007Date of Patent: October 26, 2010Assignee: SemiSouth Laboratories, Inc.Inventors: Igor Sankin, Joseph Neil Merrett
-
Patent number: 7759172Abstract: A planar combined structure of a bipolar junction transistor (BJT) and n-type/p-type metal semiconductor field-effect transistors (MESFETs) and a method for forming the structure. The n-type GaN MESFET is formed at the same time when an inversion region (an emitter region) of the GaN BJT is formed by an ion implantation or impurity diffusion method by using a particular mask design, while a p-type GaN region is at the same time is formed as the p-type GaN MESFET. Namely, the n-type channel of the n-type MESFET is formed by the ion implantation or impurity diffusion method when the BJT is formed with the same ion implantation or impurity diffusion method performed, while a region of the p-type GaN without being subject to the ion implantation or impurity diffusion method is formed as the p-type MESFET. As such, the BJT is formed currently with the n-type/p-type MESFETs on the same GaN crystal growth layer as a planar structure.Type: GrantFiled: August 12, 2008Date of Patent: July 20, 2010Assignee: National Central UniversityInventors: Yue-Ming Hsin, Jinn-Kong Sheu, Kuang-Po Hsueh
-
Patent number: 7556994Abstract: Wide bandgap semiconductor devices including normally-off VJFET integrated power switches are described. The power switches can be implemented monolithically or hybridly, and may be integrated with a control circuit built in a single-or multi-chip wide bandgap power semiconductor module. The devices can be used in high-power, temperature-tolerant and radiation-resistant electronics components. Methods of making the devices are also described.Type: GrantFiled: April 6, 2007Date of Patent: July 7, 2009Assignee: SemiSouth Laboratories, Inc.Inventors: Igor Sankin, Joseph N. Merrett
-
Patent number: 7547585Abstract: A P channel vertical conduction Rad Hard MOSFET has a plurality of closely spaced base strips which have respective sources to form invertible surface channels with the opposite sides of each of the stripes. A non-DMOS late gate oxide and overlying conductive polysilicon gate are formed after the source and base regions have been diffused. The base stripes are spaced by about 0.6 microns, and the polysilicon gate stripes are about 3.2 microns wide. A P type enhancement region is implanted through spaced narrow windows early in the process and are located in the JFET common conduction region which is later formed by and between the spaced base stripes. The device is a high voltage (greater than 25 volts) P channel device with very low gate capacitance and very low on resistance.Type: GrantFiled: March 21, 2005Date of Patent: June 16, 2009Assignee: International Rectifier CorporationInventor: Milton J Boden
-
Patent number: 7534666Abstract: A process for forming an NPT IGBT in a thin N type silicon wafer in which the bottom surface of a thin silicon wafer (100 microns thick or less) has a shallow reduced lifetime region in its bottom formed by a light species atom implant to a depth of less than about 2.5 microns. A P+ transparent collector region about 0.5 microns deep is formed in the bottom of the damaged region by a boron implant. A collector contact of Al/Ti/NiV and Ag is sputtered onto the collector region and is annealed at 200° C. to 400° C. for 30 to 60 minutes. A pre-anneal step before applying the collector metal can be carried out in vacuum at 300° C. to 400° C. for 30 to 60 seconds.Type: GrantFiled: July 27, 2005Date of Patent: May 19, 2009Assignee: International Rectifier CorporationInventors: Richard Francis, Chiu Ng
-
Patent number: 7521322Abstract: Vertical transistors for memory cells, such as 4F2 memory cells, are disclosed. The memory cells use digit line connections formed within the isolation trench to connect the digit line with the lower active area. Vertical transistor pillars can be formed from epitaxial silicon or etched from bulk silicon. Memory cells can be formed by creating a cell capacitor electrically connected to each transistor pillar.Type: GrantFiled: July 21, 2006Date of Patent: April 21, 2009Assignee: Micron Technology, Inc.Inventors: Sanh Dang Tang, Gordon A. Haller
-
Patent number: 7510924Abstract: The invention is directed to a memory cell on a substrate having a plurality of shallow trench isolations form therein, wherein top surfaces of the shallow trench isolations are lower than a top surface of the substrate and the shallow trench isolations together define a vertical fin structure of the substrate. The memory comprises a straddle gate, a carrier trapping layer and at least two source/drain regions. The straddle gate is located on the substrate and straddles over the vertical fin structure. The carrier trapping layer is located between the straddle gate and the substrate. The source/drain regions are located in a portion of the vertical fin structure of the substrate exposed by the straddle gate.Type: GrantFiled: August 9, 2007Date of Patent: March 31, 2009Assignee: Macronix International Co., Ltd.Inventors: Tzu-Hsuan Hsu, Erh-Kun Lai, Hang-Ting Lue, Chia-Hua Ho
-
Patent number: 7442584Abstract: A method for manufacturing an isolated vertical power device includes forming, in a back surface of a first conductivity type substrate, back isolation wall trenches that surround a conduction region of the device. In a front surface of the substrate, front isolation wall trenches are formed around the conduction region. Thereafter, a film containing a second type dopant is deposited in the front and back isolation wall trenches. In the conduction region on the back surface, conduction region trenches are formed inside the perimeter of the isolation wall trenches. A first type dopant is deposited in the conduction region trenches. The dopants are diffused from the conduction region trenches and isolation wall trenches to form a first conductivity type conduction region structure and a second conductivity type isolation wall.Type: GrantFiled: November 21, 2005Date of Patent: October 28, 2008Assignee: STMicroelectronics, Inc.Inventor: Richard Austin Blanchard
-
Patent number: 7432134Abstract: A semiconductor device 100 includes an element-forming region having gate electrode 108 formed therein, and a circumferential region formed in the outer circumference of the element-forming region and having an element-isolating region 118 formed therein. On the main surface of the semiconductor substrate 101, there is formed a parallel pn layer having an N-type drift region 104 and P-type column regions 106 alternately arranged therein. In the circumferential region, there is formed a field electrode 120, but the field electrode 120 is not formed on the P-type column regions 106. The P-type column regions 106 in the circumferential region are formed with a depth larger than or equal to that of the P-type column regions 106 in the element-forming region.Type: GrantFiled: November 21, 2007Date of Patent: October 7, 2008Assignee: NEC Electronics CorporationInventors: Hitoshi Ninomiya, Yoshinao Miura
-
Patent number: 7407837Abstract: Stress is exerted to the SiC crystal in the region, in which the carriers of a SiC semiconductor device flow, to change the crystal lattice intervals of the SiC crystal. Since the degeneration of the conduction bands in the bottoms thereof is dissolved, since the inter-band scattering is prevented from causing, and since the effective electron mass is reduced due to the crystal lattice interval change, the carrier mobility in the SiC crystal is improved, the resistance of the SiC crystal is reduced and, therefore, the on-resistance of the SiC semiconductor device is reduced.Type: GrantFiled: January 25, 2005Date of Patent: August 5, 2008Assignee: Fuji Electric Holdings Co., Ltd.Inventor: Takashi Tsuji
-
Patent number: 7371462Abstract: The present invention provides a curable composition providing a curing product having excellent adhesive properties and high transparency, or a curing product having high toughness and transparency. A curable composition which contains (A) an organic compound containing at least two carbon-carbon double bonds reactive with a SiH group in each molecule, (B) a silicon compound having at least two SiH groups in each molecule, (C) a hydrosilylation catalyst, (D) a silane coupling agent and/or an epoxy group-containing compound, and (E) a silanol condensation catalyst. A light-emitting diode sealed with a curing product obtainable by curing said curable composition.Type: GrantFiled: April 23, 2003Date of Patent: May 13, 2008Assignee: Kaneka CorporationInventors: Manabu Tsumura, Masahito Ide, Katsuya Ouchi, Masafumi Kuramoto, Tomohide Miki, Ikuya Nii
-
Patent number: 7355223Abstract: A vertical junction field effect transistor includes a trench formed in an epitaxial layer. The trench surrounds a channel region of the epitaxial layer. The channel region may have a graded or uniform dopant concentration profile. An epitaxial gate structure is formed within the trench by epitaxial regrowth. The epitaxial gate structure may include separate first and second epitaxial gate layers, and may have either a graded or uniform dopant concentration profile.Type: GrantFiled: March 4, 2005Date of Patent: April 8, 2008Assignee: Cree, Inc.Inventors: Christopher Harris, Andrei Konstantinov, Cem Basceri
-
Patent number: 7351614Abstract: A thyristor-based semiconductor device includes a filled trench separating and electrically insulating adjacent thyristor control ports. According to an example embodiment of the present invention, the filled trench is formed in a substrate adjacent to at least one thyristor body region. The filled trench includes a conductive filler material, an insulative material formed on the conductive filler material and at least two laterally-adjacent thyristor control ports separated from one another by the conductive filler material and the insulative material. One of the control ports is adapted for capacitively coupling to the thyristor body region for controlling current in the thyristor. With this approach, two or more control ports can be formed in a single filled trench and electrically isolated by the conductive filler material/insulative material combination.Type: GrantFiled: September 20, 2005Date of Patent: April 1, 2008Assignee: T-Ram Semiconductor, Inc.Inventor: Andrew Horch
-
Patent number: 7314801Abstract: A semiconductor device including a metal oxide layer, a channel area of the metal oxide layer, a preservation layer formed on the channel area of the metal oxide layer, and at least two channel contacts coupled to the channel area of the metal oxide layer, and a method of forming the same.Type: GrantFiled: December 20, 2005Date of Patent: January 1, 2008Assignee: Palo Alto Research Center IncorporatedInventors: Peter Kiesel, Oliver Schmidt, Arnd Willy Walter Geis, Noble Marshall Johnson
-
Patent number: 7279368Abstract: A vertical junction field effect transistor includes a trench formed in an epitaxial layer. The trench surrounds a channel region of the epitaxial layer. The channel region may have a graded or uniform dopant concentration profile. An epitaxial gate structure is formed within the trench by epitaxial regrowth. The epitaxial gate structure may include separate first and second epitaxial gate layers, and may have either a graded or uniform dopant concentration profile.Type: GrantFiled: March 4, 2005Date of Patent: October 9, 2007Assignee: Cree, Inc.Inventors: Christopher Harris, Andrei Konstantinov, Cem Basceri
-
Patent number: 7242040Abstract: A junction field effect transistor is described. The transistor is made from a wide bandgap semiconductor material. The device comprises source, channel, drift and drain semiconductor layers, as well as p-type implanted or Schottky gate regions. The source, channel, drift and drain layers can be epitaxially grown. The ohmic contacts to the source, gate, and drain regions can be formed on the same side of the wafer. The devices can have different threshold voltages depending on the vertical channel width and can be implemented for both depletion and enhanced modes of operation for the same channel doping. The devices can be used for digital, analog, and monolithic microwave integrated circuits. Methods for making the transistors and integrated circuits comprising the devices are also described.Type: GrantFiled: August 18, 2006Date of Patent: July 10, 2007Assignee: Semisouth Laboratories, Inc.Inventors: Igor Sankin, Jeffrey B. Casady, Joseph N. Merrett
-
Patent number: 7109516Abstract: The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.Type: GrantFiled: August 25, 2005Date of Patent: September 19, 2006Assignee: AmberWave Systems CorporationInventors: Thomas A. Langdo, Matthew T. Currie, Glyn Braithwaite, Richard Hammond, Anthony J. Lochtefeld, Eugene A. Fitzgerald
-
Patent number: 7084034Abstract: MOS-gated power device including a plurality of elementary functional units, each elementary functional unit including a body region of a first conductivity type formed in a semiconductor material layer of a second conductivity type. A plurality of doped regions of a first conductivity type is formed in the semiconductor material layer, each one of the doped regions being disposed under a respective body region and being separated from other doped regions by portions of the semiconductor material layer.Type: GrantFiled: May 6, 2003Date of Patent: August 1, 2006Assignee: STMicroelectronics S.r.l.Inventor: Ferruccio Frisina
-
Patent number: 7060562Abstract: A method for fabricating gate electrodes (7) in a field plate trench transistor (1) having a cell array with a plurality of trenches (3) and a plurality of mesa regions (8) arranged between the trenches comprises the following steps: application of a gate electrode layer (7) to the cell array in such a way that the gate electrode layer (7) has depressions within or above the trenches (3), application of a mask layer (10) to the cell array, etching-back of the mask layer (10) in such a way that mask layer residues (10) remain only within the depressions of the gate electrode layer (7), and etching-back of the gate electrode layer (7) using the mask layer residues (10) as an etching mask in such a way that gate electrode layer residues (7) remain only within/above the trenches (3).Type: GrantFiled: February 4, 2005Date of Patent: June 13, 2006Assignee: Infineon Technologies AGInventors: Ralf Henninger, Franz Hirler, Uli Hiller, Jan Ropohl
-
Patent number: 7029956Abstract: A memory system having a plurality of T-RAM cells arranged in an array is presented where each T-RAM cell has dual vertical devices and is fabricated over a SiC substrate. Each T-RAM cell has a vertical thyristor and a vertical transfer gate. The top surface of each thyristor is coplanar with the top surface of each transfer gate within the T-RAM array to provide a planar cell structure for the T-RAM array. A method is also presented for fabricating the T-RAM array having the vertical thyristors, the vertical transfer gates and the planar cell structure over the SiC substrate.Type: GrantFiled: September 19, 2003Date of Patent: April 18, 2006Assignee: International Business Machines Corp.Inventors: Louis L. Hsu, Li-Kong Wang
-
Patent number: 7015103Abstract: A method for fabricating a vertical transistor including forming a first junction area in a semiconductor substrate, forming a polysilicon layer by using an epitaxial growth in the substrate, forming a second junction area in the polysilicon layer, and forming a plug junction area in the polysilicon layer, the plug junction area electrically connected with the first junction area. The method also includes forming a trench by selectively etching and removing the polysilicon layer to expose the first junction area, sequentially depositing a gate insulating layer and a conductive layer for a first gate electrode on the trench and the polysilicon layer, and forming the first gate electrode by selectively patterning the conductive layer.Type: GrantFiled: December 27, 2004Date of Patent: March 21, 2006Assignee: DongbuAnam Semiconductor Inc.Inventor: Hag Dong Kim
-
Patent number: 6977428Abstract: What is invented is a semiconductor device (10) comprising a pellet (12) having a ground electrode (18), an outside signal terminal (15) connected to the pellet (12), so as to receive signal which is likely to include noise. Therein, said outside signal terminal (15) is surrounded with a ground terminal (17) connected to said ground electrode (18) in at least a half periphery.Type: GrantFiled: November 14, 2003Date of Patent: December 20, 2005Assignee: Oki Electric Industry Co., Ltd.Inventor: Akio Nakamura
-
Patent number: 6951782Abstract: In a nonvolatile memory cell having at least two floating gates, each floating gate (160) has an upward protruding portion. This portion can be formed as a spacer over a sidewall of the select gate (140). The spacer can be formed from a layer (160.2) deposited after the layer (160.1) which provides a lower portion of the floating gate. Alternatively, the upward protruding portion and the lower portion can be formed from the same layers or sub-layers all of which are present in both portions. The control gate (170) can be defined without photolithography. Other embodiments are also provided.Type: GrantFiled: July 30, 2003Date of Patent: October 4, 2005Assignee: ProMOS Technologies, Inc.Inventor: Yi Ding
-
Patent number: 6940144Abstract: Semiconductor equipment includes a semiconductor substrate with a semiconductor layer embedded therein and a vertical type transistor. The substrate has a principal side, a rear side opposite to the principal side, and a trench disposed in the rear side of the substrate. The vertical type transistor has a first electrode disposed in the principal side of the substrate, a second electrode disposed in the rear side, and a diffusion region disposed in the principal side. The first electrode connects to the diffusion region through an interlayer insulation film. The second electrode is disposed in the trench and connects to the semiconductor layer exposed in the trench. This vertical transistor has a low ON-state resistance.Type: GrantFiled: September 16, 2003Date of Patent: September 6, 2005Assignee: Denso CorporationInventor: Yoshiaki Nakayama
-
Patent number: 6913955Abstract: A thyristor-based semiconductor device has a control port formed in a trench having a height-to-width aspect ratio that can be prohibitive to filling a bottom portion of the trench with an insulative material. According to an example embodiment of the present invention, a trench is formed in the substrate adjacent to a thyristor region, and a control port is formed near a bottom of the trench. An upper portion of the trench is then filled, thereby covering the control port. The control port is adapted to reduce the aspect ratio of a remaining portion of the trench over the control port, making it possible to fill trenches having a high height-to-width aspect ratio (e.g., at least 2:1). The thyristor control port is capacitively coupled to the thyristor region via a dielectric on a sidewall of the trench, and is configured and arranged to control current in the thyristor body via the capacitive coupling.Type: GrantFiled: October 1, 2002Date of Patent: July 5, 2005Assignee: T-RAM, Inc.Inventors: Andrew Horch, Scott Robins
-
Patent number: 6872602Abstract: Switching times of a thyristor-based semiconductor device are improved by enhancing carrier drainage from a buried thyristor-emitter region. According to an example embodiment of the present invention, a conductive contact extends to a doped well region buried in a substrate and is adapted to drain carriers therefrom. The device includes a thyristor body having at least one doped emitter region buried in the doped well region. A conductive thyristor control port is adapted to capacitively couple to the thyristor body and to control current flow therein. With this approach, the thyristor can be rapidly switched between resistance states, which has been found to be particularly useful in high-speed data latching implementations including but not limited to memory cell applications.Type: GrantFiled: February 23, 2004Date of Patent: March 29, 2005Assignee: T-RAM, Inc.Inventors: Farid Nemati, Badredin Fatemizadeh, Andrew Horch, Scott Robins
-
Patent number: 6812070Abstract: A method of epitaxially growing backward diodes and diodes grown by the method are presented herein. More specifically, the invention utilizes epitaxial-growth techniques such as molecular beam epitaxy in order to produce a thin, highly doped layer at the p-n junction in order to steepen the voltage drop at the junction, and thereby increase the electric field. By tailoring the p and n doping levels as well as adjusting the thin, highly doped layer, backward diodes may be consistently produced and may be tailored in a relatively easy and controllable fashion for a variety of applications. The use of the thin, highly doped layer provided by the present invention is discussed particularly in the context of InGaAs backward diode structures, but may be tailored to many diode types.Type: GrantFiled: January 8, 2003Date of Patent: November 2, 2004Assignee: HRL Laboratories, LLCInventors: Joel N. Schulman, David H. Chow
-
Publication number: 20040171196Abstract: The present invention provides a method and apparatus for lift-off of a thin layer from a crystalline substrate, preferably the layer from a silicon wafer to further form a silicon-on-insulator (SOI) sandwich structure, wherein a separation layer is formed inside a donor wafer by trapping hydrogen into a preformed, buried defect-rich layer preferably obtained by implanting a low dose of light ions through a protective layer deeply into this donor wafer. The donor wafer is then bonded to a second wafer and then split at the separation layer using a splicing apparatus. The invention also provides a “Wide Area Ion Source” (WAIS) that performs both implants in a very cost effective manner.Type: ApplicationFiled: August 7, 2003Publication date: September 2, 2004Inventor: Hans J. Walitzki
-
Patent number: 6777295Abstract: A method of fabricating trench power MOSFET is described. A first etching step is performed on a substrate to form a plurality of trenches and the substrate has a first doped region and a second doped region and serves as a drain region. A gate oxide layer and a polysilicon layer are then sequentially formed on the second doped region to create a gate region. Subsequent performance of a second etching step utilizes a mask layer to overlap the polysilicon layer. A portion of the second doped region is exposed and the exposed portion defines a base region. The polysilicon layer is etched to expose the gate oxide layer and the base region is simultaneously etched to remove a portion of the second doped region to expose the first doped region for forming an aligned source region. A contact region in the source region is finally formed to fabricate the trench power MOSFET.Type: GrantFiled: August 12, 2003Date of Patent: August 17, 2004Assignee: Advanced Power Electronics Corp.Inventors: Jau-Yan Lin, Keh-Yuh Yu
-
Patent number: 6762080Abstract: In a method of manufacturing a semiconductor element (6) having a cathode (3) and an anode (5), the starting material used is a relatively thick wafer (1) to which, as a first step, a barrier region (21) is added on the anode side. It is then treated on the cathode side, and the thickness of the wafer (1) is then reduced on the side opposite to the cathode (3), and an anode (5) is produced on this side in a further step. The result is a relatively thin semiconductor element which can be produced economically and without epitaxial layers.Type: GrantFiled: August 21, 2002Date of Patent: July 13, 2004Assignee: ABB Schweiz Holding AGInventor: Stefan Linder
-
Publication number: 20040082116Abstract: Semiconductor substrates suitable for making thin vertical current conducting devices are made by providing a relatively thick semiconducting substrate with at least one conductivity type having a thickness of from about 100 &mgr;m to 700 &mgr;m. At least one active device region is optionally first formed on a first side. Then the semiconducting substrate is thinned in at least one selected region on the other side below at least partially where the active device will be on the first side so as to have the selected region thinned to a thickness ranging from about 10 &mgr;m to 400 &mgr;m to form at least one deep trench.Type: ApplicationFiled: October 24, 2002Publication date: April 29, 2004Inventors: Francis J. Kub, Karl D. Hobart