And Additional Electrical Device On Insulating Substrate Or Layer Patents (Class 438/155)
-
Patent number: 8053779Abstract: Provided are a thin film transistor (TFT) panel, a method of fabricating the same, and an organic light emitting display device (OLED) including the same. The TFT panel has a TFT region and a capacitor region. A TFT is formed in the TFT region and a capacitor is formed in the capacitor region. The TFT includes an active layer that includes a source and a drain regions. A gate insulation layer is formed on the active layer, and a gate electrode is formed on the gate insulation layer over the active layer. A source and a drain electrodes are formed over the active layer, and connected to the source and drain regions, respectively. In the TFT region, an interlayer insulation layer is formed between the gate electrode and the source/drain electrodes. In the capacitor region, an interlayer insulation layer is formed between a capacitor lower electrode and a capacitor upper electrode to form a capacitor.Type: GrantFiled: April 5, 2007Date of Patent: November 8, 2011Assignee: Samsung Mobile Display Co., Ltd.Inventors: Woo-Sik Jun, Kyung-Jin Yoo, Choong-Youl Im, Jong-Hyun Choi, Do-Hyun Kwon
-
Publication number: 20110266956Abstract: A display apparatus includes a substrate; a first insulating layer formed on the substrate and having an upper surface including a concavo-convex area including one or more concave features and one or more convex features; a first storage electrode overlaying the upper surface and a side surface of the first insulating layer and having an upper surface including a concavo-convex area including one or more concave features and one or more convex features, each concave feature of the first storage electrode overlying at least one respective concave feature of the first insulating layer, each convex feature of the first storage electrode overlying at least one respective convex feature of the first insulating layer; a second insulating layer formed on the first storage electrode; and a second storage electrode formed on the second insulating layer which separates the second storage electrode from the underlying first storage electrode.Type: ApplicationFiled: July 12, 2011Publication date: November 3, 2011Inventors: Dae-Jin PARK, Kyu-Young Kim, Hyung-Il Jeon, Ju-Han Bae
-
Patent number: 8048697Abstract: A manufacturing method of the present invention includes a process using a first multi-tone mask, in which a first conductive layer in which a transparent conductive layer and a metal layer are stacked over a substrate, a gate electrode formed of a first conductive layer, and a pixel electrode formed of a single layer of the transparent conductive layer are formed, a process using a second multi-tone mask, in which a contact hole to the pixel electrode, and an island of an i-type semiconductor layer and an n+ type semiconductor layer are formed after a gate insulating film, the i-type semiconductor layer, and the n+ type semiconductor layer are formed, a process using a third photomask, in which a source electrode and a drain electrode are formed after a second conductive layer is formed, and a process using a fourth photomask, in which an opening region is formed after a protective film is deposited.Type: GrantFiled: November 18, 2010Date of Patent: November 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Saishi Fujikawa, Kunio Hosoya, Yoko Chiba
-
Publication number: 20110260231Abstract: The present application discloses a memory device and a method for manufacturing the same.Type: ApplicationFiled: September 21, 2010Publication date: October 27, 2011Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Qingqing Liang, Huicai Zhong
-
Publication number: 20110260225Abstract: A semiconductor device includes a substrate and a plurality of unit cells vertically arranged on the substrate.Type: ApplicationFiled: July 19, 2010Publication date: October 27, 2011Applicant: Hynix Semiconductor Inc.Inventor: Sang Soo LEE
-
Patent number: 8039325Abstract: A method of fabricating a semiconductor device having a capacitorless one-transistor memory cell includes forming a first floating body pattern on a lower insulating layer of a substrate and a first gate pattern crossing over the first floating body pattern and covering sidewalls of the first floating body pattern is formed. The first floating body pattern at both sides of the first gate pattern is partially etched to form a protrusion portion extending between and above the partially etched regions, and first impurity regions are formed in the partially etched regions of the first floating body pattern.Type: GrantFiled: December 17, 2009Date of Patent: October 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Ju Song, Sung-Hwan Kim, Yong-Chul Oh
-
Patent number: 8039900Abstract: The stacked semiconductor device includes a semiconductor substrate, a multi-layered insulation layer pattern having at least two insulation layer patterns and an opening, an active layer pattern formed on each of the insulation layer patterns, a first plug including single crystalline silicon-germanium, a second plug including single crystalline silicon, and a wiring electrically connected to the first plug and sufficiently filling up the opening. The insulation layer patterns are vertically stacked on the semiconductor substrate and the opening exposes an upper face of the semiconductor substrate. A side portion of the active layer pattern is exposed by the opening. The first plug is formed on the upper face of the semiconductor substrate to partially fill the opening. The second plug is partially formed on the first plug, and has substantially the same interface as that of the first plug.Type: GrantFiled: June 28, 2007Date of Patent: October 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-Seok Kim, Kong-Soo Lee, Sang-Jin Park, Sung-Kwan Kang, Ko-Eun Lee
-
Patent number: 8034671Abstract: A crystallizing method for forming a poly-Si film is described as follows. First, forming an activated layer on a substrate, and the molecule structure of the activated layer includes carbon, hydrogen, oxygen and silicon. And then, forming an amorphous silicon film on the activated layer. Finally, performing an annealing process to crystallize the amorphous silicon film and transform it into a poly-Si film.Type: GrantFiled: December 22, 2005Date of Patent: October 11, 2011Assignee: Au Optronics Corp.Inventors: Chia-Tien Peng, Chih-Hsiung Chang
-
Publication number: 20110233628Abstract: A switching device has an input node, an output node, and a control node. The device includes: a substrate having a first side and a second side with a ground plane on the first side of the substrate and a mesa on the second side of the substrate. The mesa is made of a normally-conductive semiconductor material, and an isolation region substantially surrounds the mesa. A field effect transistor (FET) is on the mesa. The FET has an input terminal connected to the input node, an output terminal connected to the output node, and a gate. A capacitor is connected in series between the output terminal of the FET and the gate, and a resistor is connected in series between the control node and the gate. A gate electrode is directly connected to the gate. The gate electrode is disposed substantially entirely on the mesa.Type: ApplicationFiled: March 29, 2010Publication date: September 29, 2011Applicant: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: Ray PARKHURST, Shyh-Liang FU
-
Patent number: 8026522Abstract: A thin film transistor array panel includes a substrate, a first thin film transistor formed on the substrate, a color filter formed on the first thin film transistor and having a through hole, a capping layer formed on the color filter and having an opening, and a pixel electrode formed on the capping layer and connected to the first thin film transistor through the through hole. The opening exposes the color filter outside the through hole.Type: GrantFiled: May 6, 2009Date of Patent: September 27, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Seuk Kim, Yui-Ku Lee, Byoung-Joo Kim, Chul Huh
-
Patent number: 8022469Abstract: The invention provides a semiconductor device and its manufacturing method in which a memory transistor and a plurality of thin film transistors that have gate insulating films with different thicknesses are fabricated over a substrate. The invention is characterized by the structural difference between the memory transistor and the plurality of thin film transistors. Specifically, the memory transistor and some of the plurality of thin film transistors are provided to have a bottom gate structure while the other thin film transistors are provided to have a top gate structure, which enables the reduction of characteristic defects of the transistor and simplification of its manufacturing process.Type: GrantFiled: December 9, 2010Date of Patent: September 20, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tamae Takano, Tetsuya Kakehata, Shunpei Yamazaki
-
Patent number: 8012814Abstract: A first portion of a top semiconductor layer of a semiconductor-on-insulator (SOI) substrate is protected, while a second portion of the top semiconductor layer is removed to expose a buried insulator layer. A first field effect transistor including a gate dielectric and a gate electrode located over the first portion of the top semiconductor layer is formed. A portion of the exposed buried insulator layer is employed as a gate dielectric for a second field effect transistor. In one embodiment, the gate electrode of the second field effect transistor is a remaining portion of the top semiconductor layer. In another embodiment, the gate electrode of the second field effect transistor is formed concurrently with the gate electrode of the first field effect transistor by deposition and patterning of a gate electrode layer.Type: GrantFiled: August 8, 2008Date of Patent: September 6, 2011Assignee: International Business Machines CorporationInventors: Hanyi Ding, Kai D. Feng, Zhong-Xiang He, Zhenrong Jin, Xuefeng Liu, Yun Shi
-
Patent number: 8012815Abstract: The invention provides a method for manufacturing an array substrate utilizing a laser ablation process. A conductive layer can be selectively patterned by the laser ablation process without a photo mask due to different adhesions between the conductive layer and other materials. The patterned conductive layer thus formed adjoins an inorganic passivation layer to provide a substantially continuous surface.Type: GrantFiled: July 16, 2010Date of Patent: September 6, 2011Assignee: Au Optronics Corp.Inventors: Chih-Hung Shih, Ming-Yuan Huang, Chih-Chun Yang
-
Patent number: 8008137Abstract: An integrated circuit includes a bulk technology integrated circuit (bulk IC) including a bulk silicon layer and complementary MOSFET (CMOS) transistors fabricated thereon. The integrated circuit also includes a single transistor dynamic random access memory (1T DRAM) cell arranged adjacent to and integrated with the bulk IC.Type: GrantFiled: February 12, 2007Date of Patent: August 30, 2011Assignee: Marvell World Trade Ltd.Inventors: Albert Wu, Roawen Chen
-
Publication number: 20110201161Abstract: A mask layer formed over a semiconductor substrate is lithographically patterned to form an opening therein. Ions are implanted at an angle that is normal to the surface of the semiconductor substrate through the opening and into an upper portion of the semiconductor substrate. Straggle of the implanted ions form a doped region that laterally extends beyond a horizontal cross-sectional area of the opening. A deep trench is formed by performing an anisotropic etch of a semiconductor material underneath the opening to a depth above a deep end of an implanted region. Ion implantation steps and anisotropic etch steps are alternately employed to extend the depth of the doped region and the depth of the deep trench, thereby forming a doped region around a deep trench that has narrow lateral dimensions. The doped region can be employed as a buried plate for a deep trench capacitor.Type: ApplicationFiled: February 15, 2010Publication date: August 18, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph Ervin, Geng Wang
-
Publication number: 20110193168Abstract: A method for manufacturing a semiconductor device, which includes the steps of: forming a mask layer (20) on a gate insulating film (18), the mask layer (20) having openings over the portions of first and second semiconductor layers that are destined to become low-concentration impurity regions and source and drain regions; forming first conductivity type implantation regions (24b, 24c) in the first and second semiconductor layers respectively by implanting a first conductivity type impurity (22) to the first and second semiconductor layers through the openings in the mask layer (20); forming first and second gate electrodes (26b, 26c) to cover a portion of the first conductivity type implantation regions and portions of the first and second semiconductor layers that are destined to become channel regions; forming another mask layer (28) which has openings over portions of the first conductivity type implantation region (24b) of the first semiconductor layer, said portions being located at both ends of the fiType: ApplicationFiled: October 22, 2009Publication date: August 11, 2011Applicant: SHARP KABUSHIKI KAISHAInventor: Hiroyuki Kaigawa
-
Patent number: 7989815Abstract: The protective circuit is formed using a non-linear element which includes a gate insulating film covering a gate electrode; a first wiring layer and a second wiring layer which are over the gate insulating film and whose end portions overlap with the gate electrode; and an oxide semiconductor layer which is over the gate electrode and in contact with the gate insulating film and the end portions of the first wiring layer and the second wiring layer. The gate electrode of the non-linear element and a scan line or a signal line is included in a wiring, the first or second wiring layer of the non-linear element is directly connected to the wiring so as to apply the potential of the gate electrode.Type: GrantFiled: October 1, 2009Date of Patent: August 2, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Kengo Akimoto, Shigeki Komori, Hideki Uochi, Tomoya Futamura, Takahiro Kasahara
-
Patent number: 7985633Abstract: Integrated circuits having combined memory and logic functions are provided. In one aspect, an integrated circuit is provided. The integrated circuit comprises: a substrate comprising a silicon layer over a BOX layer, wherein a select region of the silicon layer has a thickness of between about three nanometers and about 20 nanometers; at least one eDRAM cell comprising: at least one pass transistor having a pass transistor source region, a pass transistor drain region and a pass transistor channel region formed in the select region of the silicon layer; and a capacitor electrically connected to the pass transistor.Type: GrantFiled: October 30, 2007Date of Patent: July 26, 2011Assignee: International Business Machines CorporationInventors: Jin Cai, Josephine Chang, Leland Chang, Brian L. Ji, Steven John Koester, Amlan Majumdar
-
Publication number: 20110177660Abstract: A semiconductor structure is disclosed. The semiconductor structure includes an active semiconductor layer, a semiconductor device having a gate disposed on top of the active semiconductor layer, and source and drain regions and a body/channel region disposed within the active semiconductor layer, an insulator layer having a first and second side, the first side being adjacent to the active semiconductor layer, a substrate disposed adjacent to the second side of the insulator layer, a deep trench capacitor disposed under the body/channel region of the semiconductor device. The deep trench capacitor electrically connects with and contacts the body/channel region of the semiconductor device, and is located adjacent to the gate of the semiconductor device. The semiconductor structure increases a critical charge Qcrit, thereby reducing a soft error rate (SER) of the semiconductor device.Type: ApplicationFiled: March 30, 2011Publication date: July 21, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John E. Barth, JR., Kerry Bernstein, Ethan H. Cannon, Francis R. White
-
Publication number: 20110175164Abstract: A semiconductor device and method for fabricating a semiconductor device include providing a strained semiconductor layer having a first strained axis, forming an active region within a surface of the strained semiconductor layer where the active region has a longitudinal axis along the strained axis and forming gate structures over the active region. Raised source/drain regions are formed on the active regions above and over the surface of the strained semiconductor layer and adjacent to the gate structures to form transistor devices.Type: ApplicationFiled: January 19, 2010Publication date: July 21, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen W. Bedell, Huiming Bu, Kangguo Cheng, Bruce B. Doris, Johnathan E. Faltermeier, Ali Khakifirooz, Devendra K. Sadana, Chun-chen Yeh
-
Patent number: 7981737Abstract: A thin film transistor array panel according to the present invention includes: a gate line formed on a substrate and including a gate electrode; a gate insulating layer formed on the gate electrode; a mold layer formed on the gate insulating layer and having an opening overlapping the gate electrode; a semiconductor layer filled in the opening; a data line formed on the mold layer and including a source electrode contacted with the semiconductor layer; a drain electrode contacted with the semiconductor layer on the mold layer and facing the source electrode; a passivation layer formed on the data line and the drain electrode; and a pixel electrode formed on the passivation layer and connected to the drain electrode, wherein the passivation layer, the source electrode, and the drain electrode have at least one through-hole connected to the opening.Type: GrantFiled: May 28, 2009Date of Patent: July 19, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Ju-Han Bae, Kyu-Young Kim
-
Publication number: 20110169065Abstract: A device is provided that includes memory, logic and capacitor structures on a semiconductor-on-insulator (SOI) substrate. In one embodiment, the device includes a semiconductor-on-insulator (SOI) substrate having a memory region and a logic region. Trench capacitors are present in the memory region and the logic region, wherein each of the trench capacitors is structurally identical. A first transistor is present in the memory region in electrical communication with a first electrode of at least one trench capacitor that is present in the memory region. A second transistor is present in the logic region that is physically separated from the trench capacitors by insulating material. In some embodiments, the trench capacitors that are present in the logic region include decoupling capacitors and inactive capacitors. A method for forming the aforementioned device is also provided.Type: ApplicationFiled: January 13, 2010Publication date: July 14, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Ramachandra Divakaruni
-
Publication number: 20110169089Abstract: An electrical device is provided that in one embodiment includes a semiconductor-on-insulator (SOI) substrate having a semiconductor layer with a thickness of less than 10 nm. A semiconductor device having a raised source region and a raised drain region of a single crystal semiconductor material of a first conductivity is present on a first surface of the semiconductor layer. A resistor composed of the single crystal semiconductor material of the first conductivity is present on a second surface of the semiconductor layer. A method of forming the aforementioned electrical device is also provided.Type: ApplicationFiled: January 14, 2010Publication date: July 14, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bruce B. Doris, Kangguo Cheng, Ali Khakifirooz, Ghavam G. Shahidi
-
Publication number: 20110156146Abstract: An eFUSE is formed with a gate stack including a layer of embedded silicon germanium (eSiGe) on the polysilicon. An embodiment includes forming a shallow trench isolation (STI) region in a substrate, forming a first gate stack on the substrate for a PMOS device, forming a second gate stack on an STI region for an eFUSE, forming first embedded silicon germanium (eSiGe) on the substrate on first and second sides of the first gate stack, and forming second eSiGe on the second gate stack. The addition of eSiGe to the eFUSE gate stack increases the distance between the eFUSE debris zone and an underlying metal gate, thereby preventing potential shorting.Type: ApplicationFiled: December 28, 2009Publication date: June 30, 2011Applicant: GLOBALFOUNDRIES Inc.Inventors: Bin Yang, Man Fai Ng
-
Patent number: 7968388Abstract: A method for manufacturing a thin-film device includes forming a separation layer on a substrate, forming a base insulating layer on the separation layer, forming a thin-film device layer on the base insulating layer, bonding a transfer layer including the base insulating layer and the thin-film device layer to a transfer body with an adhesive, causing intralayer delamination or interfacial delamination in the separation layer, and removing the transfer layer from the substrate. The thin-film device layer includes a first wiring sublayer which is located at the bottom of the thin-film device layer and which is in contact with the base insulating layer, a dielectric sublayer which is in contact with a surface of the first wiring sublayer, a semiconductor sublayer electrically insulated from the first wiring sublayer with the dielectric sublayer, and a second wiring sublayer formed subsequently to the semiconductor sublayer.Type: GrantFiled: July 29, 2008Date of Patent: June 28, 2011Assignee: Seiko Epson CorporationInventor: Yuko Komatsu
-
Patent number: 7968386Abstract: Application form of and demand for an IC chip formed with a silicon wafer are expected to increase, and further reduction in cost is required. An object of the invention is to provide a structure of an IC chip and a process capable of producing at a lower cost. In view of the above described object, one feature of the invention is to provide the steps of forming a separation layer over an insulating substrate and forming a thin film integrated circuit having a semiconductor film as an active region over the separation layer, wherein the thin film integrated circuit is not separated. There is less limitation on the shape of a mother substrate in the case of using the insulating substrate, when compared with the case of taking a chip out of a circular silicon wafer. Accordingly, reduction in cost of an IC chip can be achieved.Type: GrantFiled: November 6, 2009Date of Patent: June 28, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Koji Dairiki
-
Publication number: 20110147840Abstract: A semiconductor device comprises a substrate and a semiconductor body formed on the substrate. The semiconductor body comprises a source region; and a drain region. The source region or the drain region, or combinations thereof, comprises a first side surface, a second side surface, and a top surface. The first side surface is opposite the second side surface, the top surface is opposite the bottom surface. The source region or the drain region, or combinations thereof, comprise a metal layer formed on the substantially all of the first side surface, substantially all of the second side surface, and the top surface.Type: ApplicationFiled: December 23, 2009Publication date: June 23, 2011Inventors: Stephen M. Cea, Rishabh Mehandru, Lucian Shifren, Kelin Kuhn
-
Patent number: 7964455Abstract: The method includes the steps of forming a gate insulating film over a first conductivity-type layer surface of a semiconductor substrate, implanting a second conductivity-type impurity into the first conductivity-type layer located on both sides adjacent to a conductive layer forming predetermined region, forming a conductive layer over the gate insulating film surface located to cover the first conductivity-type layer surface with no impurity implanted therein and the partial regions surface of the pair of low-concentration diffusion layers adjacent to the first conductivity-type layer, implanting a second conductivity-type impurity into regions uncovered with the conductive layer, of the pair of low-concentration diffusion layers to contact source and drain electrodes, and forming slits to divide regions lying on the sides of the high-concentration diffusion layers, each of which is provided to contact at least the drain electrode of the conductive layer located over the low-concentration diffusion layers,Type: GrantFiled: January 22, 2009Date of Patent: June 21, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Takahiro Yamauchi
-
Patent number: 7955908Abstract: A thin film transistor array panel is provided, which includes: a gate line, a gate insulating layer, and a semiconductor layer sequentially formed on a substrate; a data line and a drain electrode formed at least on the semiconductor layer; a first passivation layer formed on the data line and the drain electrode and having a first contact hole exposing the drain electrode at least in part; a second passivation layer formed on the first passivation layer and having a second contact hole that is disposed on the first contact hole and has a first bottom edge placed outside the first contact hole and a second bottom edge placed inside the first contact hole; and a pixel electrode formed on the second passivation layer and connected to the drain electrode through the first and the second contact holes.Type: GrantFiled: February 13, 2007Date of Patent: June 7, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hye-Young Ryu, Young-Hoon Yoo, Jang-Soo Kim, Sung-Man Kim, Kyung-Wook Kim, Hyang-Shik Kong, Young-Goo Song
-
Patent number: 7955784Abstract: A photoresist composition includes about 100 parts by weight of resin mixture including novolak resin and acryl resin and about 10 parts to about 50 parts by weight of naphthoquinone diazosulfonic acid ester. A weight-average molecular weight of the novolak resin is no less than about 30,000. A weight-average molecular weight of the acryl resin is no less than about 20,000. The acryl resin makes up about 1% to about 15% of the total weight of the resin mixture. When a photoresist film formed using the photoresist composition is heated, a profile variation of the photoresist composition is relatively small. Therefore, a residual photoresist film has a uniform thickness, and a short circuit and/or an open defect in a TFT substrate may be reduced.Type: GrantFiled: October 30, 2006Date of Patent: June 7, 2011Assignees: Samsung Electronics Co., Ltd., AZ Electronic Materials (Japan) K.K.Inventors: Hi-Kuk Lee, Woo-Seok Jeon, Doo-Hee Jung, Jeong-Min Park, Deok-Man Kang, Si-Young Jung, Jae-Young Choi
-
Patent number: 7955912Abstract: Formation of LDD structures and GOLD structures in a semiconductor device is conventionally performed in a self aligning manner with gate electrodes as masks, but there are many cases in which the gate electrodes have two layer structures, and film formation processes and etching processes become complex. Further, in order to perform formation of LDD structures and GOLD structures only by processes such as dry etching, the transistor structures all have the same structure, and it is difficult to form LDD structures, GOLD structures, and single drain structures separately for different circuits.Type: GrantFiled: June 25, 2010Date of Patent: June 7, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideto Ohnuma, Ichiro Uehara
-
Patent number: 7951658Abstract: A method for manufacturing a diode-connected transistor includes forming a silicon layer on a substrate, a first insulation film on the silicon layer, and a gate electrode on the first insulation film. The method also includes forming a source region, a channel region, and a drain region in the silicon layer and forming a second insulation film on the gate electrode. A source electrode and a drain electrode are formed on the second insulation film and are coupled to the source region and the drain region, respectively. The method further includes coupling the drain electrode to the gate electrode through a contact hole that is vertically above the channel region.Type: GrantFiled: September 24, 2009Date of Patent: May 31, 2011Assignee: Samsung Mobile Display Co., Ltd.Inventors: Keum-Nam Kim, Ul-Ho Lee
-
Publication number: 20110121298Abstract: A method includes the steps of preparing a multilayer film 80 formed by sequentially stacking a first metal layer 10, an inorganic insulating layer 20, a semiconductor layer 30, and a second metal layer 40; forming a source electrode 42s and a drain electrode 42d comprised of the second metal layer 40 by etching the second metal layer 40; pressure-bonding a resin layer 50 onto a surface of the multilayer film 80 provided with the source electrode 42s and the drain electrode 42d to burry the source electrode 42s and the drain electrode 42d in the resin layer 50; and forming a gate electrode 10g comprised of the first metal layer 10 by etching the first metal layer 10. The inorganic insulating layer 20g functions as a gate insulating film. The semiconductor layer 30 functions as a channel.Type: ApplicationFiled: February 5, 2010Publication date: May 26, 2011Inventors: Takashi Ichiryu, Seiichi Nakatani, Koichi Hirano
-
Patent number: 7943441Abstract: A method of forming a thin-film transistor array substrate is provided. A first mask is used to define a source, a drain and a channel on a substrate. A dielectric layer is formed to cover the source, the drain, the channel and the substrate. A second mask is used to define a patterned photoresist and the dielectric layer. A transparent conductive layer is formed to cover the patterned photoresist and the substrate. A lift-off process is performed to remove the patterned photoresist and a portion of the transparent conductive layer disposed on the patterned photoresist. A third mask is used to define a gate disposed on the dielectric layer.Type: GrantFiled: October 18, 2009Date of Patent: May 17, 2011Assignee: Chunghwa Picture Tubes, Ltd.Inventors: Chan-Chang Liao, Hsien-Kun Chiu, Wei-Pang Yen, Chao-Huan Hsu, Kun-Yuan Huang
-
Patent number: 7943443Abstract: The present invention provides a vapor deposition method and a vapor deposition system of film formation systems by which EL materials can be used more efficiently and EL materials having superior uniformity with high throughput rate are formed. According to the present invention, inside a film formation chamber, an evaporation source holder in a rectangular shape in which a plurality of containers sealing evaporation material is moved at a certain pitch to a substrate and the evaporation material is vapor deposited on the substrate. Further, a longitudinal direction of an evaporation source holder in a rectangular shape may be oblique to one side of a substrate, while the evaporation source holder is being moved. Furthermore, it is preferable that a movement direction of an evaporation source holder during vapor deposition be different from a scanning direction of a laser beam while a TFT is formed.Type: GrantFiled: October 23, 2007Date of Patent: May 17, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideaki Kuwabara, Masakazu Murakami
-
Patent number: 7939863Abstract: Analog ICs frequently include circuits which operate over a wide current range. At low currents, low noise is important, while IC space efficiency is important at high currents. A vertically integrated transistor made of a JFET in parallel with an MOS transistor, sharing source and drain diffused regions, and with independent gate control, is disclosed. N-channel and p-channel versions may be integrated into common analog IC flows with no extra process steps, on either monolithic substrates or SOI wafers. pinchoff voltage in the JFET is controlled by photolithographically defined spacing of the gate well regions, and hence exhibits low variability.Type: GrantFiled: August 7, 2009Date of Patent: May 10, 2011Assignee: Texas Instruments IncorporatedInventors: Pinghai Hao, Marie Denison
-
Patent number: 7935581Abstract: A method of fabricating a TFT array substrate that prevents mobile ions from moving from a photoresist to channels of the TFT by the gate electrode of the TFT by performing photolithography processes for ion injection after forming gate electrode of TFT and, in addition, a method of fabricating a TFT array substrate that omits a photolithography process for forming a lower electrode of a storage capacitor by forming the lower electrode of the storage capacitor by a channel doping process for a PMOS TFT.Type: GrantFiled: August 9, 2007Date of Patent: May 3, 2011Assignee: Samsung Mobile Display Co., Ltd.Inventor: Eui-Hoon Hwang
-
Patent number: 7935583Abstract: A fabrication method of a pixel structure includes utilizing only a single photomask in two different lithographic processes for defining patterns of the source/drain and passivation layer respectively. Therefore, the total amount of photomasks of the fabrication process can be decreased.Type: GrantFiled: December 5, 2007Date of Patent: May 3, 2011Assignee: AU Optronics Corp.Inventors: Shiun-Chang Jan, Han-Tu Lin
-
Publication number: 20110095295Abstract: The present invention relates to a thin film transistor substrate and method for fabricating the same which can secure an alignment margin and reduce the number of mask steps. A thin transistor substrate according to the present invention includes a gate line and a data line crossing each other to define a pixel, a gate metal pattern under the data line, a thin film transistor having a gate electrode, a source electrode and a drain electrode in the pixel, and a pixel electrode connected to the drain electrode of the thin film transistor by a connection electrode, wherein the data line has a plurality of first slits to disconnect the gate metal pattern from the gate line.Type: ApplicationFiled: September 8, 2010Publication date: April 28, 2011Inventor: Seung Hee Nam
-
Patent number: 7932146Abstract: A method for fabricating metal gate transistors and a polysilicon resistor is disclosed. First, a substrate having a transistor region and a resistor region is provided. A polysilicon layer is then formed on the substrate to cover the transistor region and the resistor region of the substrate. Next, a portion of the polysilicon layer disposed in the resistor is removed, and the remaining polysilicon layer is patterned to create a step height between the surface of the polysilicon layer disposed in the transistor region and the surface of the polysilicon layer disposed in the resistor region.Type: GrantFiled: March 20, 2008Date of Patent: April 26, 2011Assignee: United Microelectronics Corp.Inventors: Yi-Wen Chen, Li-Wei Cheng, Che-Hua Hsu, Chih-Hao Yu, Cheng-Hsien Chou, Chien-Ming Lai, Tian-Fu Chiang, Chien-Ting Lin, Guang-Hwa Ma
-
Publication number: 20110092034Abstract: The following discloses and describes a zero capacitor RAM as well as a method for manufacturing the same. The zero capacitor RAM includes an SOI substrate. This SOI substrate is composed of a stacked structure of a silicon substrate, an embedded insulation film and a silicon layer. This layer is patterned into line types to constitute active patterns. Moreover, a first insulation layer forms between the active patterns and gates form on the active patterns as well as the first insulation layer to extend perpendicularly to the active patterns. In addition, a source forms in the active pattern on one side of each gate, a drain forms in the active pattern on the other side of each gate which is achieved by filling a metal layer. Continuing, a contact plug forms between the gates on the source and an interlayer dielectric forms on the contact plug in addition to the gates Finally, a bit line forms on the interlayer dielectric to extend perpendicularly to the gates and come into contact with the drain.Type: ApplicationFiled: December 20, 2010Publication date: April 21, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Eun Sung LEE
-
Patent number: 7927933Abstract: The present invention relates generally to integrated circuit (IC) fabrication processes. The present invention relates more particularly to the treatment of surfaces, such as silicon dioxide or silicon oxynitride layers, for the subsequent deposition of a metal, metal oxide, metal nitride and/or metal carbide layer. The present invention further relates to a high-k gate obtainable by a method of the invention.Type: GrantFiled: February 16, 2005Date of Patent: April 19, 2011Assignees: IMEC, ASM International, Renesas Technology CorporationInventors: Jan Willem Maes, Annelies Delabie, Yashuhiro Shimamoto
-
Publication number: 20110086474Abstract: A method of manufacturing a thin film transistor substrate includes a first process in which a gate line pattern including a gate line and a gate electrode is formed with a first conductive material on a substrate using a first mask, a second process in which a first insulating layer is formed on the substrate and a data line pattern including a data line, a source electrode, and a drain electrode is formed with a second conductive material using a second mask, and a third process in which a second insulating layer is formed on the substrate and a pixel electrode connected to the drain electrode is formed on the second insulating layer with a third conductive material.Type: ApplicationFiled: March 22, 2010Publication date: April 14, 2011Inventors: Hong-Kee CHIN, Yunjong Yeo, Sanggab Kim, Junho Song, Kyehun Lee, Ho-Jun Lee
-
Patent number: 7923312Abstract: A fabricating method of a TFT includes first forming a source on a substrate. Then, a first insulation pattern layer is formed to cover parts of the source and the substrate. The first insulation pattern layer has an opening exposing a part of the source. Thereafter, a gate pattern layer is formed on the first insulation pattern layer. Then, the gate pattern layer and a second insulation pattern layer formed thereon surround the opening. Moreover, a second lateral protection wall is formed on an edge of the gate pattern layer in the opening. Afterwards, a channel layer is formed in the opening and covers the second lateral protection wall and the source. Then, a passivation layer with a contact window is formed on the channel layer and the second insulation pattern layer to expose a portion of the channel layer. Thereafter, a drain is formed on the exposed channel layer.Type: GrantFiled: February 4, 2010Date of Patent: April 12, 2011Assignee: Au Optronics CorporationInventors: Wei-Hsiang Lo, Hao-Chieh Lee
-
Patent number: 7915062Abstract: A TFT array substrate includes a TFT having an ohmic contact film and a source electrode and a drain electrode formed on the ohmic contact film. It also includes a pixel electrode electrically connected with the drain electrode. The source electrode and the drain electrode are made of an Al alloy containing Ni as an additive.Type: GrantFiled: June 13, 2007Date of Patent: March 29, 2011Assignee: Mitsubishi Electric CorporationInventors: Shinichi Yano, Tadaki Nakahori, Nobuaki Ishiga
-
Patent number: 7915117Abstract: An electroluminescence (EL) device includes a substrate and a plurality of pixels formed on the substrate. Each pixel includes a first area including at least a first capacitor and a second capacitor, the first capacitor including a first conductive layer, a first dielectric layer over the first conductive layer, and a second conductive layer over the first dielectric layer, and the second capacitor including the second conductive layer, a second dielectric layer over the second conductive layer, and a third conductive layer over the second dielectric layer, and a second area including a first semiconductor layer formed on the substrate, a first gate oxide layer over the first semiconductor layer, and a fourth conductive layer over the first gate oxide layer.Type: GrantFiled: December 28, 2006Date of Patent: March 29, 2011Assignee: Au Optronics CorporationInventor: Wein-Town Sun
-
Patent number: 7906847Abstract: To provide a semiconductor device which can increase reliability with respect to external force, especially pressing force, while the circuit size or the capacity of memory is maintained. A pair of structure bodies each having a stack of fibrous bodies of an organic compound or an inorganic compound, which includes a plurality of layers, especially three or more layers, is impregnated with an organic resin, and an element layer provided between the pair of structure bodies are included. The element layer and the structure body can be fixed to each other by heating and pressure bonding. Further, a layer for fixing the element layer and the structure body may be provided. Alternatively, the structure body fixed to an element layer can be formed in such a way that after a plurality of fibrous bodies is stacked over the element layer, the fibrous bodies are impregnated with an organic resin.Type: GrantFiled: May 29, 2008Date of Patent: March 15, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hisashi Ohtani, Eiji Sugiyama
-
Patent number: 7898035Abstract: A semiconductor device has a silicon substrate, an external connection terminal disposed on the silicon substrate, an internal circuit region disposed on the silicon substrate, an NMOS transistor for electrostatic discharge protection provided between the external connection terminal and the internal circuit region, and a wiring connecting together the external connection terminal and the NMOS transistor and connecting together the NMOS transistor and the internal circuit region. The NMOS transistor has a drain region and a gate electrode whose potential is fixed to a ground potential. The external connection terminal is smaller than the drain region and is formed above the drain region.Type: GrantFiled: December 4, 2008Date of Patent: March 1, 2011Assignee: Seiko Instruments Inc.Inventors: Hiroaki Takasu, Sukehiro Yamamoto
-
Patent number: 7893497Abstract: Provided is a semiconductor device including an electrostatic discharge (ESD) protection element provided between an external connection terminal and an internal circuit region. In the semiconductor device, interconnect extending from the external connection terminal to the ESD protection element includes a plurality of metal interconnect layers so that a resistance of the interconnect extending from the external connection terminal to the ESD protection element is made smaller than a resistance of interconnect extending from the ESD protection element to an internal element. The interconnect extending from the ESD protection element to the internal element includes metal interconnect layers equal to or smaller in number than the plurality of interconnect layers used in the interconnect extending from the external connection terminal to the ESD protection element.Type: GrantFiled: August 15, 2008Date of Patent: February 22, 2011Assignee: Seiko Instruments Inc.Inventor: Hiroaki Takasu
-
Patent number: 7884370Abstract: A method for manufacturing an organic light emitting diode display includes disposing a crystalline semiconductor layer on a substrate, disposing a gate line, a driving input electrode, and a driving output electrode on the crystalline semiconductor layer, the gate line including a switching control electrode, patterning the crystalline semiconductor layer using the gate line, the driving input electrode, and the driving output electrode as a mask, disposing a gate insulating layer and an amorphous semiconductor layer on the gate line, the driving input electrode, and the driving output electrode, disposing a data line, a driving voltage line, a switching output electrode, and a driving control electrode on the amorphous semiconductor, the data line including a switching input electrode, disposing a pixel electrode connected to the driving output electrode, disposing a light emitting member on the pixel electrode, and disposing a common electrode on the light emitting member.Type: GrantFiled: July 3, 2007Date of Patent: February 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Moo Huh, Joon-Hoo Choi, Seung-Kyu Park, Byoung-Seong Jeong