Having Contacts Formed By Selective Growth Or Deposition Patents (Class 438/399)
-
Patent number: 6528367Abstract: An improved buried strap method in the fabrication of a DRAM integrated circuit device where the active area is self-aligned to the deep trench in the length direction only is described. An etch stop layer is provided on a substrate. A deep trench is etched into the substrate not covered by the etch stop layer and filled with a silicon layer to form a deep trench capacitor. A polysilicon layer is deposited over the capacitor to form a buried strap. A liner layer is deposited over the etch stop layer and the buried strap having the same material as the etch stop layer. A hard mask material is deposited over the liner layer and etched where it is not covered by a mask wherein etching stops at the liner layer. The liner layer and the etch stop layer are etched away where they are not covered by the hard mask layer to form an etch stop frame. The substrate and the deep trench are etched into where they are exposed by the hard mask and the etch stop frame to form isolation trenches.Type: GrantFiled: November 30, 2001Date of Patent: March 4, 2003Assignee: ProMos Technologies, Inc.Inventor: Brian Lee
-
Patent number: 6518117Abstract: The invention encompasses a method of forming a silicon nitride layer. A substrate is provided which comprises a first mass and a second mass. The first mass comprises silicon and the second mass comprises silicon oxide. A sacrificial layer is formed over the first mass. While the sacrificial layer is over the first mass, a nitrogen-containing material is formed across the second mass. After the nitrogen-containing material is formed, the sacrificial layer is removed. Subsequently, a silicon nitride layer is formed to extend across the first and second masses, with the silicon nitride layer being over the nitrogen-containing material. Also, a conductivity-enhancing dopant is provided within the first mass. The invention also pertains to methods of forming capacitor constructions.Type: GrantFiled: March 29, 2001Date of Patent: February 11, 2003Assignee: Micron Technology, Inc.Inventors: Er-Xuan Ping, Zhiping Yin
-
Patent number: 6492221Abstract: A dynamic random access memory includes memory cells arranged in rows and columns on the substrate and a plurality of connecting pillars, each associated with a memory cell. A bit line extends above the main area of the substrate and connects to each memory cell of a column. A first word line connects a first set of alternate memory cells of a row by a first subset of the plurality of connecting pillars. The first word line includes first parts arranged offset relative to the first subset of connecting pillars. A strip-shaped second part extends above the main area and adjoins the first parts of the first word line. A second word line connects to a second set of alternate memory cells of the row by a second subset of the connecting pillars. The second word line includes first parts arranged between mutually adjacent first word lines and offset from the second subset of the connecting pillars. Both the first and second word lines thus overlap but do not cover the connecting pillars.Type: GrantFiled: July 3, 2001Date of Patent: December 10, 2002Assignee: Infineon, AGInventors: Franz Hofmann, Josef Willer, Till Schloesser
-
Patent number: 6492241Abstract: A capacitor for a memory device is formed with a conductive oxide for a bottom electrode. The conductive oxide (RuOx) is deposited under low temperatures as an amorphous film. As a result, the film is conformally deposited over a three dimensional, folding structure. Furthermore, a subsequent polishing step is easily performed on the amorphous film, increasing wafer throughput. After deposition and polishing, the film is crystallized in a non-oxidizing ambient.Type: GrantFiled: April 10, 2000Date of Patent: December 10, 2002Assignee: Micron Technology, Inc.Inventors: Howard E. Rhodes, Mark Visokay, Tom Graettinger, Dan Gealy, Gurtej Sandhu, Cem Basceri, Steve Cummings
-
Patent number: 6486019Abstract: In a process for producing a first electrode and a second electrode, the first electrode and the second electrode are provided on an electrode material. A cluster ion source is used to apply clusters of the electrode material to the first electrode and/or the second electrode.Type: GrantFiled: July 24, 2001Date of Patent: November 26, 2002Inventor: Margit Sarstedt
-
Patent number: 6486018Abstract: Methods of electrically contacting to conductive plugs, methods of forming contact openings, and methods of forming dynamic random access memory circuitry are described. In one embodiment, a pair of conductive contact plugs are formed to project outwardly relative to a semiconductor wafer. The plugs have respective tops, one of which being covered with different first and second insulating materials. An opening is etched through one of the first and second insulating materials to expose only one of the tops of the pair of plugs. Electrically conductive material is formed within the opening and in electrical connection with the one plug. In a preferred embodiment, two-spaced apart conductive lines are formed over a substrate and conductive plugs are formed between, and on each side of the conductive lines. The conductive plug formed between the conductive lines provides a bit line contact plug having an at least partially exposed top portion.Type: GrantFiled: February 22, 2001Date of Patent: November 26, 2002Assignee: Micron Technology, Inc.Inventors: Martin Ceredig Roberts, Kunal R. Parekh
-
Publication number: 20020173096Abstract: In a semiconductor integrated circuit having improvement in integration, it is an object of the present invention to provide a structure ensuring a contact area between a contact plug and a conductive layer formed thereon and connected thereto, to thereby realize reduction in contact resistance. A plurality of bit lines (8) are selectively formed in an interlayer insulating film (9). Each of the bit lines (8) is connected to a predetermined impurity diffusion layer (2) through a contact plug (7). The upper surface of a contact plug (10) as an end opposite to the lower surface thereof protrudes from the main surface of the interlayer insulating film (9). On the contact plug (10), a capacitor lower electrode (11) is formed to cover the protruding part of the contact plug (10) in such a manner that the center of the capacitor lower electrode (11) is located at a position deviated from the center of the contact plug (10).Type: ApplicationFiled: April 1, 2002Publication date: November 21, 2002Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Tomonori Okudaira
-
Patent number: 6479355Abstract: The present invention provides a method for landing pads in the semiconductor devices, comprising the following steps: providing a semiconductor substrates with a plurality of active regions, a plurality of gate structures above the active regions and a plurality of source/drain regions, while each gate structure comprises a top cap layer and sidewall spacers; forming a conductive layer over the substrate; removing a portion of the conductive layer above the gate structure using the top cap layer of the gate structure as a stop layer, so that a height of the conductive layer is lower than a height of the gate structure; forming a patterned mask layer, right above the active regions, over the substrate; performing an etching step to define the conductive layer above the active regions; and removing the patterned mask layer and forming landing pads on the active regions.Type: GrantFiled: February 13, 2001Date of Patent: November 12, 2002Assignee: United Microelectronics Corp.Inventors: King-Lung Wu, Kun-Chi Lin
-
Patent number: 6479341Abstract: A method of creating a Capacitor Over Metal, (COM), stacked capacitor structure, for a DRAM device, has been developed. The process features creating metal interconnect structures, prior to the creation of the COM, stacked capacitor structure. The metal structures are connected to underlying regions of the semiconductor substrate via polysilicon contact plugs, and metal studs, while the same metal structures are connected to overlying structures, such as the COM stacked capacitor structure, via additional metal studs. Planarization of passivating insulator layers, result in topology reductions, reducing the severity of opening via holes to specific metal structures.Type: GrantFiled: March 2, 1998Date of Patent: November 12, 2002Assignee: Vanguard International Semiconductor CorporationInventor: Chih-Yuan Lu
-
Patent number: 6479343Abstract: A method for manufacturing a cell capacitor includes a step of forming an upper electrode and a trench for the lower electrode simultaneously in a single mask step. Further steps for manufacturing a cell capacitor includes forming a storage node contact by employing a predefined plate silicon layer and forming a capacitor dielectric using the storage contact node, as a result, it becomes possible to resolve “lift-off” problems, twin-bit failures, and misalignment.Type: GrantFiled: February 22, 2000Date of Patent: November 12, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Yoo-Sang Hwang, Sang-Ho Song, Byung Jun Park, Tae Young Chung
-
Patent number: 6475906Abstract: An improved etch sequence and an improved integration scheme of plasma doping in the fabrication of a DRAM integrated circuit device are described. Semiconductor device structures are provided in and on a substrate wherein the substrate is divided into an array area and a periphery area. The semiconductor device structures are covered with a dielectric layer. The dielectric layer is concurrently etched through in the array area to form bit line contact openings and in the periphery area to form substrate contact openings. Doped regions are formed in the substrate exposed within the bit line contact openings and the substrate contact openings using a plasma doping process. Next, the dielectric layer is etched through to form a gate contact opening. Thereafter, the bit line contact openings, the substrate contact openings, and the gate contact opening are filled with a conducting layer to complete forming contacts in the fabrication of a DRAM integrated circuit.Type: GrantFiled: July 5, 2001Date of Patent: November 5, 2002Assignee: ProMOS Technologies, Inc.Inventor: Brian Lee
-
Patent number: 6472302Abstract: An integrated raised contact formation method to achieve ultra shallow junction devices is described. Semiconductor device structures are provided in and on a substrate and covered with a dielectric layer. The dielectric layer is etched through to form first openings to the substrate. The surface of the substrate exposed within the first openings is amorphized. A silicon layer is selectively formed on the amorphized substrate surface. Then, ions are implanted into the silicon layer to form raised contacts. Thereafter, the dielectric layer is etched through to form second openings to gates. The first and second openings are filled with a conducting layer to complete formation of contacts in the fabrication of an integrated circuit device.Type: GrantFiled: November 6, 2001Date of Patent: October 29, 2002Assignee: ProMos Technologies, Inc.Inventor: Brian Lee
-
Patent number: 6468874Abstract: There is disclosed a method of manufacturing a capacitor in a semiconductor device. In order to solve the problems that it is difficult to secure an effective surface area and a misalignment between a capacitor plug and an underlying electrode occurs in a capacitor having a stack structure using a BST dielectric film, the present invention forms a contact layer and a diffusion prevention film within a first contact hole for plug in a plug shape, forms a second contact hole using an oxide film, deposits an underlying electrode material and then removes the oxide film to form an underlying electrode. Therefore, the present invention has outstanding advantages of increasing the effective surface area of an underlying electrode since a process of etching the underlying electrode which could not be etched easily can be omitted, and preventing diffusion of oxygen upon formation of a dielectric thin film since a direct contact of a metal/oxygen diffusion prevention film and the dielectric film can be avoided.Type: GrantFiled: November 28, 2000Date of Patent: October 22, 2002Assignee: Hyundai Electronic Industries Co., Ltd.Inventors: Yong Sik Yu, Kweon Hong
-
Patent number: 6468859Abstract: A stress buffer and dopant barrier in the form of a TetraEthylOrthoSilicate (TEOS) film is deposited after the capacitor cell plate has been etched and cleaned to thereby eliminate electrical shorts from the bit line to the cell plate.Type: GrantFiled: September 20, 1999Date of Patent: October 22, 2002Assignee: Micron Technology, Inc.Inventors: Kunal R. Parekh, Charles H. Dennison, Jeffrey W. Honeycutt
-
Patent number: 6465320Abstract: A method of manufacturing an electronic component includes forming first, second, and third capacitors (260, 270, 280) and electrically testing the first, second, and third capacitors to characterize an etch process for a sacrificial layer. Each of the first, second, and third capacitors has different amounts of first and second electrically insulative materials.Type: GrantFiled: June 16, 2000Date of Patent: October 15, 2002Assignee: Motorola, Inc.Inventors: Andrew C. McNeil, Daniel Koury, Jr., Bishnu P. Gogoi
-
Publication number: 20020142547Abstract: A method of fabricating a gate. A gate dielectric layer is formed, and a lower portion of a floating gate is formed encompassed by a first dielectric layer. Second dielectric layers with different etching rates are formed to cover the upper portion of the floating gate and the first dielectric layer. Using an etching mask, an opening is formed within the second dielectric layer to expose the floating gate and a portion of the second dielectric layers by performing an anisotropic etching process. Using the same etching mask, the second dielectric layers exposed within the opening is further etched by performing an isotropic etching process. Due to the different etching rates, a dielectric layer with an uneven and enlarged surface is formed. A conformal conductive layer is formed on the exposed lower portion of the floating gate and the exposed second dielectric layers as an upper portion of the floating gate.Type: ApplicationFiled: April 12, 2002Publication date: October 3, 2002Inventor: Ching-Yu Chang
-
Publication number: 20020135002Abstract: A semiconductor device is disclosed that can include a gate electrode (6) having a lower layer (6a) and a higher layer (6b), a mask insulating film (7) formed over a higher layer (6b). A side surface insulating film (9) may be formed on sides of a gate electrode (6) and a side wall insulating film (8) may be formed on the sides of a gate electrode (6) and mask insulating film (7). A low density impurity region (3) may be formed with a gate electrode (6) and side surface insulating film (9) as a mask. A higher density impurity region (4) may be formed with a gate electrode (6) and side wall insulating film (8) as a mask. A contact plug (10) may be formed between side wall insulating films (8) that contacts a higher density impurity region (4). A gate electrode (6) may have a reverse tapered shape when viewed in cross section. A lower layer (6a) may have a reverse tapered shape and/or a side surface insulating film (9) may have a greater thickness on sides of a higher layer (6b) than on a lower layer (6a).Type: ApplicationFiled: November 29, 2001Publication date: September 26, 2002Inventor: Mitsuo Nissa
-
Publication number: 20020135004Abstract: A method for fabricating a capacitor of a semiconductor device, and a capacitor made in accordance with the method, wherein the method includes forming a plate electrode polysilicon layer on a semiconductor substrate having a cell array region and a core/peripheral circuit region. The plate electrode polysilicon layer in the cell array region is patterned to form an opening, wherein the inner wall of the opening is used as a plate electrode. After forming a dielectric layer in the opening, a storage node is formed as a spacer on the dielectric layer on the inner wall of the opening. The plate electrode polysilicon layer in the core/peripheral circuit region remains to provide the same height between the cell array region where the cell capacitor is formed and the core/peripheral circuit region.Type: ApplicationFiled: May 13, 2002Publication date: September 26, 2002Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyung-Soo Uh, Sang-Ho Song, Ki Nam Kim
-
Publication number: 20020135010Abstract: The memory-storage node of the present invention includes a semiconductor substrate, a first insulating layer over the substrate, a conductive layer formed within the first insulating layer, and a barrier layer formed over the conductive layer. The barrier layer, preferably contains a ruthenium-based material, is conductively coupled with the conductive layer. The memory-storage node further includes a first electrode over the barrier layer, a dielectric layer over the first electrode, and a second electrode over the dielectric layer. The method for fabricating the memory storage-node of the present invention provides a semiconductor substrate and forms a first insulating layer on the substrate. A first opening is formed in the first insulating layer and a conductive layer is provided in the first opening. A barrier layer is then formed in the first opening and over the conductive layer. The barrier layer, preferably contains a ruthenium-based material, is conductively coupled with the conductive layer.Type: ApplicationFiled: March 22, 2001Publication date: September 26, 2002Applicant: Winbond Electronics CorporationInventors: Bor-Ru Sheu, Ming-Chung Chiang, Chung-Ming Chu, In-Chieh Yang
-
Patent number: 6455884Abstract: A radiation hardened memory device includes active gate isolation structures placed in series with conventional oxide isolation regions between the active regions of a memory cell array. The active gate isolation structure includes a gate oxide and polycrystalline silicon gate layer electrically coupled to a voltage potential resulting in an active gate isolation structure that prevents a conductive channel extending from adjacent active regions from forming. The gate oxide of the active gate isolation structures is relatively thin compared to the conventional oxide isolation regions and thus, will be less susceptible to any adverse influence from trapped charges caused by radiation exposure.Type: GrantFiled: August 8, 2000Date of Patent: September 24, 2002Assignees: STMicroelectronics, Inc., STMicroelectronics, S.r.l, STMicroelectronics, S.A.Inventors: Tsiu Chiu Chan, Antonio Imbruglia, Richard Ferrant
-
Patent number: 6451665Abstract: Described is a manufacturing method of an integrated circuit which uses a thin film such as platinum or BST as a hard mask upon patterning ruthenium or the like, thereby making it possible to form a device without removing the hard mask. In addition, the invention method makes it possible to interpose a protecting film such as platinum in order to prevent, upon removing a resist used for the patterning of the hard mask, an underlying ruthenium film or the like from being damaged.Type: GrantFiled: December 13, 1999Date of Patent: September 17, 2002Assignee: Hitachi, Ltd.Inventors: Takashi Yunogami, Kazuo Nojiri, Yuzuru Ohji, Sukeyoshi Tsunekawa, Masahiko Hiratani, Yuichi Matsui
-
Patent number: 6451650Abstract: The next generation of DRAM capacitors will require base electrodes having large effective surface areas and, additionally, will need to be manufactured with the expenditure of minimal energy (low thermal budgets). This is achieved in the present invention by use of a material other than silicon for the base electrode so that silicon HSGs (hemispherical grains) can be used as masks. By using disilane, rather than the more conventional silane, the HSGs can be formed at significantly lower temperatures and their size and mean separation can be well controlled. With the HSGs in place, the base electrode is etched so that its surface area is significantly increased. After removal of the HSGs, a suitable dielectric layer may be laid down, including high K materials such as barium strontium titanate, and the capacitor completed with the deposition of a suitable top electrode.Type: GrantFiled: April 20, 2001Date of Patent: September 17, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Chine-Gie Lou
-
Patent number: 6448598Abstract: A semiconductor memory includes plural lower electrodes formed on a semiconductor substrate; a capacitor dielectric film of an insulating metal oxide continuously formed over the plural lower electrodes; plural upper electrodes formed on the capacitor dielectric film in positions respectively corresponding to the plural lower electrodes; and plural transistors formed on the semiconductor substrate. The plural lower electrodes are respectively connected with source regions of the plural transistors.Type: GrantFiled: June 23, 1999Date of Patent: September 10, 2002Assignee: Matsushita Electronics CorporationInventors: Yoshihisa Nagano, Shinichiro Hayashi, Yasuhiro Uemoto
-
Patent number: 6444575Abstract: Within a method for forming a contact via there is provided a substrate having formed thereover a pair of topographic structures separated by a contact region formed within the substrate. There is then formed upon the substrate and the pair of topographic structures a blanket conformal isolation layer which has formed thereupon a blanket variable thickness masking layer formed thicker over the pair of topographic structures than interposed between the pair of topographic structures. The blanket variable thickness masking layer and the blanket conformal isolation layer are then completely etched through interposed between, but not over, the pair of topographic structures to thus form the contact via. The method is useful for forming bitline contact vias within memory cell structures.Type: GrantFiled: July 30, 2001Date of Patent: September 3, 2002Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Chih-Hsing Yu, Yeur-Luen Tu
-
Patent number: 6433380Abstract: Methods of forming integrated circuit capacitors (e.g., DRAM capacitors) include the steps of forming a first capacitor electrode (e.g., polysilicon electrode) on a substrate and then forming a titanium nitride layer on the first capacitor electrode. A tantalum pentoxide dielectric layer is then formed on an upper surface of the titanium nitride layer. A step is then performed to convert the underlying titanium nitride layer into a titanium oxide layer. A second capacitor electrode is then formed on the tantalum pentoxide layer. The step of converting the titanium nitride layer into a titanium oxide layer is preferably performed by annealing the tantalum pentoxide layer in an oxygen ambient in a range between about 700° C. and 900° C. This oxygen ambient provides free oxygen to fill vacancies within the tantalum oxide layer and also provides free oxygen which diffuses into the underlying titanium nitride layer.Type: GrantFiled: July 11, 2001Date of Patent: August 13, 2002Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-won Shin
-
Publication number: 20020106856Abstract: A method for forming the storage node of a capacitor which simplifies its process, and improves the electrical characteristics of semiconductor products by forming the storage node of a capacitor with no stepped portion between cell regions and peripheral circuit regions necessary for memory storage of semiconductor products of the next generation to which a fine line width is applied, and, at the same time, forming a guard ring for dividing the cell regions and the peripheral circuit regions.Type: ApplicationFiled: August 22, 2001Publication date: August 8, 2002Inventors: Kee-Jeung Lee, Seoung-Wook Lee, Seung-Hyuk Lee, Chan-Bae Kim, Wan-Gie Lee
-
Publication number: 20020102789Abstract: A semiconductor device includes a silicon layer. The silicon layer includes a lower silicon layer and an upper silicon layer which is formed on the lower layer. A concentration of impurities in the upper silicon layer is higher than that of the lower silicon layer.Type: ApplicationFiled: February 4, 2000Publication date: August 1, 2002Inventor: Shohi Yo
-
Patent number: 6426249Abstract: A metal capacitor formed as part of metal dual damascene process in the BEOL, of a wafer. A lower plate (27) of the capacitor is sandwiched between an insulating layer (25) and a dielectric layer (29). The insulating layer on an opposite side abuts a layer of metalization (23, 24) and the dielectric layer separates the lower plate of the capacitor from an upper plate (59) of the capacitor. A portion (27A) of the lower plate projects into a via (37) adjacent to it that is filled with copper (63). The via projects up to a common surface with the upper plate but is electrically isolated form the upper plate. The via also extends down to the layer of metalization.Type: GrantFiled: March 16, 2000Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: Robert M. Geffken, Anthony K. Stamper
-
Patent number: 6420230Abstract: A capacitor fabrication method may include forming a first capacitor electrode over a substrate and atomic layer depositing an insulative barrier layer to oxygen diffusion over the first electrode. A capacitor dielectric layer may be formed over the first electrode and a second capacitor electrode may be formed over the dielectric layer. The barrier layer may include Al2O3. A capacitor fabrication method may also include forming a first capacitor electrode over a substrate, chemisorbing a layer of a first precursor at least one monolayer thick over the first electrode, and chemisorbing a layer of a second precursor at least one monolayer thick on the first precursor layer. A chemisorption product of the first and second precursors may be comprised by a layer of an insulative barrier material. The first precursor may include H2O and the second precursor may include trimethyl aluminum.Type: GrantFiled: August 31, 2000Date of Patent: July 16, 2002Assignee: Micron Technology, Inc.Inventors: Garo J. Derderian, Gurtej S. Sandhu
-
Publication number: 20020089009Abstract: A semiconductor device providing a substrate, an insulating layer disposed on the substrate and a lower capacitance electrode disposed on the insulating layer. The lower capacitance electrode includes a polysilicon layer and a metal nitride silicide layer and a tantalum oxide layer disposed on the lower capacitance electrode. An upper capacitance electrode, formed from a metal nitride, is disposed on the tantalum oxide layer.Type: ApplicationFiled: December 4, 2001Publication date: July 11, 2002Applicant: NEC CORPORATIONInventor: Hiroyuki Kitamura
-
Publication number: 20020090790Abstract: A method for forming terminations on the opposite ends of a chip component includes placing a chip component in a cavity with one end of the chip component exposed. Termination conductive material is then deposited on the exposed end of the chip component and the component is removed from the cavity and reversed. Termination material is then deposited on the other exposed end. One modification of the invention includes extending the chip components completely through holes in a plate so that the opposite ends of the chip component are exposed. The termination material is then placed on the opposite ends of the chip component.Type: ApplicationFiled: January 11, 2001Publication date: July 11, 2002Inventors: Johann Huber, John Cadwallader
-
Publication number: 20020086480Abstract: There is disclosed a method of manufacturing a capacitor in a semiconductor device. The present invention forms a Ru film as a lower electrode of the capacitor in which a Ta2O5 film is used as a dielectric film by introducing Ru of a raw material, oxygen and NH3 in order to reduce oxygen or a NH3 plasma process as a subsequent process is performed in order to remove oxygen existing on the surface of the Ru film. Therefore, the present invention can prevent oxidization of a diffusion prevention film due to oxygen existing in a Ru film during annealing process performed after deposition of a Ta2O5 film and thus improve reliability of the device.Type: ApplicationFiled: June 29, 2001Publication date: July 4, 2002Inventors: Kyong Min Kim, Jong Min Lee, Chan Lim, Han Sang Song
-
Publication number: 20020076882Abstract: A wafer cassette comprises a holding member having a depression corresponding to the shape of the substrate, and a cover having an opening smaller than the surface size of the substrate. The substrate is to be held in the depression by means of the holding member and the cover, and the substrate is to be covered at its one-side surface, side and all peripheral region of the other-side surface, with the holding member at its depression and with the cover at the edge of its opening. Also disclosed are a liquid-phase growth system and a liquid-phase growth process which make use of the wafer cassette.Type: ApplicationFiled: October 18, 2001Publication date: June 20, 2002Inventors: Masaaki Iwane, Tetsuro Saito, Tatsumi Shoji, Makoto Iwakami, Takehito Yoshino, Shoji Nishida, Noritaka Ukiyo, Masaki Mizutani
-
Patent number: 6391711Abstract: The present invention relates to a method of forming a contact pedestal for an electrical connection between a stack capacitor and a node location of a substrate. The present invention is characterized by forming, just based on patterning a mask layer twice, a hole in the shape of a stud in the dielectric material deposited over the node location, to make a contact pedestal in the shape of a stud for an electrical connection between a node location of a FET in a substrate, and a stack capacitor spaced from the substrate by the dielectric material.Type: GrantFiled: October 3, 2000Date of Patent: May 21, 2002Assignee: Vanguard International Semiconductor CorporationInventor: Horng-Huei Tseng
-
Patent number: 6380578Abstract: Implemented are a semiconductor device comprising a trench type capacitor having such a structure that a soft error tolerance is excellent, a contact resistance between an electrode and a metal wiring has a small value, a fringe capacitance on an end is reduced and area penalty is not increased, and a method for manufacturing the semiconductor device. The trench type capacitor is formed to have a bottom face in a BOX layer (2) without penetrating the BOX layer (2). Moreover, an end of the capacitor, that is, each of ends of a first electrode (6), a dielectric film (7) and a second electrode (8) is flattened. An insulating film (16) and a side wall (9) are formed to cover the ends of the first electrode (6), the dielectric film (7) and the second electrode (8). Furthermore, a contact plug (10) for connecting the second electrode (8) to a metal wiring (14a) provided as an upper layer is buried in a region surrounded by the side wall (9).Type: GrantFiled: January 3, 2000Date of Patent: April 30, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Tatsuya Kunikiyo
-
Patent number: 6372598Abstract: A selective metal layer formation method, a capacitor formation method using the same, and a method of forming an ohmic layer on a contact hole and filling the contact hole using the same, are provided. A sacrificial metal layer is selectively deposited on a conductive layer by supplying a sacrificial metal source gas which deposits selectively on a semiconductor substrate having an insulating film and the conductive layer. Sacrificial metal atoms and a halide are formed, and the sacrificial metal layer is replaced with a deposition metal layer such as titanium Ti or platinum Pt, by supplying a metal halide gas having a halogen coherence smaller than the halogen coherence of the metal atoms in the sacrificial metal layer. If such a process is used to form a capacitor lower electrode or form an ohmic layer on the bottom of a contact hole, a metal layer can be selectively formed at a temperature of 500° C. or lower.Type: GrantFiled: June 16, 1999Date of Patent: April 16, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-bum Kang, Yun-sook Chae, Sang-in Lee, Hyun-seok Lim, Mee-young Yoon
-
Patent number: 6368910Abstract: A method for fabricating semiconductor memory cells such as dynamic random access memory (DRAM) and ferroelectric random access memory (FRAM) with improved contact between the capacitor electrode and the underneath device area. It includes the following main steps of: (1) forming a first dielectric layer on a wafer surface; (2) forming at least one through opening in the first dielectric layer; (3) forming a ruthenium based plug in the through opening; and (4) forming a capacitor in contact with the ruthenium based plug. The ruthenium based plug can be made of ruthenium metal, conductive ruthenium oxide, or a stack of conductive ruthenium oxide and ruthenium metal. The method allows the memory cell to be made without the need for a barrier, which is required to protect the storage electrode from reacting with Si atoms during the fabrication process.Type: GrantFiled: November 24, 2000Date of Patent: April 9, 2002Assignee: Winbond Electronics Corp.Inventors: Bor-Bu Sheu, Chung-Ming Chu, Ming-Chung Chiang, Min-Chieh Yang, Wen-Chung Liu, Jong-Bor Wang, Pai-Hsuan Sun
-
Publication number: 20020039826Abstract: Methods of forming capacitors and resultant capacitor structures are described. In one embodiment, a capacitor storage node layer is formed over a substrate and has an uppermost rim defining an opening into an interior volume. At least a portion of the rim is capped by forming a material which is different from the capacitor storage node layer over the rim portion. After the rim is capped, a capacitor dielectric region and a cell electrode layer are formed over the storage node layer. In another embodiment, a capacitor storage node layer is formed within a container which is received within an insulative material. A capacitor storage node layer is formed within the container and has an outer surface. A layer of material is formed within less than the entire capacitor container and covers less than the entire capacitor storage node layer outer surface. The layer of material comprises a material which is different from the insulative material within which the capacitor container is formed.Type: ApplicationFiled: November 20, 2001Publication date: April 4, 2002Inventor: Alan R. Reinberg
-
Publication number: 20020036312Abstract: A dynamic random access memory capacitor and to a method for producing the same are described. A first (bottom) electrode of the capacitor has a grained surface made of tungsten silicide placed on a tungsten silicide layer which is disposed near a surface of a electrode body. The graining of the tungsten silicide layer is formed by tempering a temporarily present double layer that is formed of an understoichiometric tungsten silicide layer and a silicon layer. The double layer is formed on the tungsten silicide layer.Type: ApplicationFiled: August 23, 2001Publication date: March 28, 2002Inventors: Emmerich Bertagnolli, Till Schlosser, Josef Willer
-
Patent number: 6358812Abstract: Methods of forming capacitors and related integrated circuitry are described. In a preferred embodiment, the capacitors form part of a dynamic random access memory (DRAM) cell. According to one aspect of the invention, a first insulating layer is formed over a semiconductive material layer. A conductive gate is formed over the semiconductive material layer. A second insulating layer is formed over the gate and thereafter etched to form a capacitor container. In one implementation, such etch is conducted to outwardly expose the semiconductive material layer. In another implementation, such etch continues into the semiconductive material layer. In yet another implementation, such etch is conducted completely through the semiconductive material layer and into the first insulating layer. In a preferred implementation, a storage capacitor is formed within the capacitor container which extends both elevationally above and elevationally below the gate.Type: GrantFiled: October 18, 2000Date of Patent: March 19, 2002Assignee: Micron Technology, Inc.Inventor: John K. Zahurak
-
Patent number: 6352866Abstract: A method for ion implantation of high dielectric constant materials with dopants to improve sidewall stoichiometry is disclosed. Particularly, the invention relates to ion implantation of (Ba,Sr)TiO3 (BST) with Ti dopants. The invention also relates to varying the ion implantation angle of the dopant to uniformly dope the high dielectric constant materials when they have been fabricated over a stepped structure. Additionally, the invention relates to forming a capping layer over a horizontal portion of the BST film to reduce excess dopant from being implanted into the horizontal section of the BST film. The invention also relates to integrated circuits having a thin film high dielectric material with improved sidewall stoichiometry used as an insulating layer in a capacitor structure.Type: GrantFiled: December 26, 2000Date of Patent: March 5, 2002Assignee: Micron Technology, Inc.Inventor: Cem Basceri
-
Patent number: 6352890Abstract: In one embodiment, the present invention provides a method of forming a dynamic random access memory device which utilizes self-aligned contact pads 40a and 40b for the bit line and storage node contacts. A transfer gate 14 is formed at the fact of a semiconductor region 30. The semiconductor 30 includes a bit line contact region 44 and storage node contact region adjacent opposite edges of the transfer gate 14. Transfer gate 14 is surrounded with an insulating material 34/38. A conductive layer 40 is formed over the transfer gate 14, over the bit line contact region 44 and over the storage node contact region. This conductive layer 40 is then etched so that a first portion 40a of the conductive layer 40 provides an electrical contact to the bit line contact region 44 and a second portion 40b of the conductive layer 40 provides an electrical contact to the storage node contact region.Type: GrantFiled: September 23, 1999Date of Patent: March 5, 2002Assignee: Texas Instruments IncorporatedInventor: Victor C. Sutcliffe
-
Publication number: 20020025650Abstract: Structures and methods for making a semiconductor structure are discussed. The semiconductor structure includes a rough surface having protrusions formed from an undoped silicon film. If the semiconductor structure is a capacitor, the protrusions help to increase the capacitance of the capacitor. The semiconductor structure also includes a relatively smooth surface abutting the rough surface, wherein the relatively smooth surface is formed from a polycrystalline material.Type: ApplicationFiled: September 26, 2001Publication date: February 28, 2002Inventors: Randhir P.S. Thakur, Garry A. Mercaldi, Michael Nuttall, Shenlin Chen, Er-Xuan Ping
-
Publication number: 20020024083Abstract: Structures and methods for novel DRAM technology compatible non volatile memory cells is provided. A non volatile memory cell structure is provided which includes a dynamic random access memory (DRAM) transistor. The non volatile memory cell includes a dynamic random access memory (DRAM) capacitor separated by an insulator layer from the DRAM transistor. An electrical via couples a first plate of the DRAM capacitor through the insulator layer to a gate of the DRAM transistor.Type: ApplicationFiled: February 26, 1999Publication date: February 28, 2002Inventors: WENDELL P. NOBLE, EUGENE H. CLOUD
-
Publication number: 20020025646Abstract: The present invention discloses a method for forming a capacitor of a semiconductor device which can increase a capacitance and prevent a leakage current at the same time.Type: ApplicationFiled: May 31, 2001Publication date: February 28, 2002Inventors: Kyong Min Kim, Han Sang Song
-
Publication number: 20020020869Abstract: A semiconductor device for use in a memory cell includes an active matrix provided with a semiconductor substrate, a plurality of transistors formed on the semiconductor substrate and conductive plugs electrically connected to the transistors, a number of bottom electrodes formed on top of the conductive plugs, composite films formed on the bottom electrodes and Al2O3 films formed on the composite films. In the device, the composite films are made of (Ta2O5)0.92(TiO2)0.08 by using an atomic layer deposition (ALD).Type: ApplicationFiled: December 20, 2000Publication date: February 21, 2002Inventors: Ki-Seon Park, Byoung-Kwan Ahn
-
Publication number: 20020022333Abstract: A production of a capacitor includes the simultaneous production, in at least part of an intertrack insulating layer (3) associated with a given metallization level, on the one hand, of the two electrodes (50, 70) and of the dielectric layer (60) of the capacitor and, on the other hand, of a conducting trench (41) which laterally extends the lower electrode of the capacitor, is electrically isolated from the upper electrode and has a transverse dimension smaller than the transverse dimension of the capacitor, and the production, in the interlevel insulating layer (8) covering the intertrack insulating layer, of two conducting pads (80, 81) which come into contact with the upper electrode of the capacitor and with the conducting trench, respectively.Type: ApplicationFiled: August 17, 2001Publication date: February 21, 2002Applicant: STMicroelectronics S.A.Inventors: Yves Morand, Jean-Luc Pelloie
-
Patent number: 6344391Abstract: A semiconductor device includes a semiconductor substrate having an active area including first and second impurity regions of a transistor, a gate formed over the active area of the semiconductor substrate and isolated from the semiconductor substrate, a first insulating interlayer formed on the semiconductor substrate and having first and second contact holes exposing the first and the second impurity regions, respectively, a capacitor having a storage electrode and a plate electrode, the storage electrode being connected electrically to the first impurity region through the first contact hole, a bit line contact pad connected electrically to the second impurity region through the second contact hole, a second insulating interlayer formed on the plate electrode and having a third contact hole exposing the bit line contact pad, and a bit line formed on the second insulating interlayer and in contact with the bit line contact pad through the third contact hole.Type: GrantFiled: September 12, 2000Date of Patent: February 5, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Chang-Jae Lee, Nae-Hak Park
-
Publication number: 20020013027Abstract: The present invention provides a semiconductor memory device and a fabrication method capable of preventing the contact between a dielectric layer of a capacitor and a diffusion barrier. The plug comprises a diffusion barrier layer and a seed layer for forming a lower electrode of a capacitor. Accordingly, it is possible to prevent the dielectric layer being contacted with the diffusion barrier, whereby the leakage current may be reduced, and the capacitance of the capacitor may be increased.Type: ApplicationFiled: June 25, 2001Publication date: January 31, 2002Inventors: Kwon Hong, Hyung-Bok Choi
-
Patent number: 6342420Abstract: An apparatus and method for fabrication a hexagonally symmetric cell, (e.g., a dynamic random access memory cell (100)). The cell can comprise a bitline contact (38), storage node contacts (32) hexagonally surrounding the bitline contact (38), storage nodes (36) also surrounding the bitline contact (38), a wordline (30) portions of which form field effect transistor gates. Large distances between bitline contacts (38) and storage node contact (32) cause large problems during photolithography because dark areas are difficult to achieve when using Levenson Phaseshift. Because Levenson Phaseshift depends on wave cancellations between nearby features, commonly known as destructive interferences, the resultant printability of the pattern is largely a function of the symmetry and separation distances. When non-symmetries in the pattern occur, the result is weaker cancellations of fields (i.e. between features) and a large loss of image contrast and depth of focus during the printing step.Type: GrantFiled: April 3, 2000Date of Patent: January 29, 2002Assignee: Texas Instruments IncorporatedInventors: Akitoshi Nishimura, Yasutoshi Okuno, Rajesh Khamankar, Shane R. Palmer