Enclosed Cavity Patents (Class 438/422)
-
Patent number: 12088276Abstract: A method for forming a film bulk acoustic resonator (FBAR) structure includes: sequentially forming a top electrode layer, a piezoelectric layer, and a bottom electrode layer on a first substrate; patterning the bottom electrode layer to form a bottom electrode; forming a dielectric layer on the bottom electrode; bonding a bonding substrate onto the dielectric layer; removing the first substrate; patterning the top electrode layer to form a top electrode; forming an opening in the bonding substrate; selectively removing a portion of the dielectric layer to form a cavity; and bonding a bottom cap wafer onto the bonding substrate to seal the cavity.Type: GrantFiled: August 11, 2022Date of Patent: September 10, 2024Assignee: Shenzhen Newsonic Technologies Co., Ltd.Inventor: Jian Wang
-
Patent number: 11901220Abstract: The present disclosure relates to a method for forming a semiconductor device includes forming an opening between first and second sidewalls of respective first and second terminals. The first and second sidewalls oppose each other. The method further includes depositing a first dielectric material at a first deposition rate on top portions of the opening and depositing a second dielectric material at a second deposition rate on the first dielectric material and on the first and second sidewalls. The second dielectric material and the first and second sidewalls entrap a pocket of air. The method also includes performing a treatment process on the second dielectric material.Type: GrantFiled: July 23, 2020Date of Patent: February 13, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shuen-Shin Liang, Chen-Han Wang, Keng-Chu Lin, Tetsuji Ueno, Ting-Ting Chen
-
Patent number: 11682704Abstract: A method includes: forming a trench in a first major surface of a semiconductor substrate, the trench having a base and a side wall extending from the base to the first major surface; forming a first insulating layer on the trench base and side wall; forming a sacrificial layer on the first insulating layer on the trench side wall; forming a second insulation layer on the sacrificial layer; inserting conductive material into the trench that at least partially covers the second insulation layer; selectively removing portions of the second insulation layer uncovered by the conductive material; selectively removing the sacrificial layer to form a recess that is positioned adjacent the conductive material in the trench and that is bounded by the first insulation layer and the second insulating layer; and forming a third insulating layer in the trench that caps the recess to form an enclosed cavity in the trench.Type: GrantFiled: April 6, 2022Date of Patent: June 20, 2023Assignee: Infineon Technologies Austria AGInventors: Sylvain Leomant, Georg Ehrentraut, Maximilian Roesch
-
Patent number: 11264272Abstract: The present technology relates to Provided are a semiconductor device in which an air gap structure can be formed in any desired region regardless of the layout of metallic wiring lines, a method for manufacturing the semiconductor device, and an electronic apparatus. A first wiring layer and a second wiring layer including a metallic film are stacked via a diffusion preventing film that prevents diffusion of the metallic film. The diffusion preventing film is formed by burying a second film in a large number of holes formed in a first film. At least the first wiring layer includes the metallic film, an air gap, and a protective film formed with the second film on the inner peripheral surface of the air gap, and the opening width of the air gap is equal to the opening width of the holes formed in the first film or is greater than the opening width of the holes.Type: GrantFiled: December 28, 2018Date of Patent: March 1, 2022Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Suguru Saito, Nobutoshi Fujii, Masaki Haneda, Kazunori Nagahata
-
Patent number: 11069558Abstract: An embodiment method includes depositing a first dielectric film over and along sidewalls of a semiconductor fin, the semiconductor fin extending upwards from a semiconductor substrate. The method further includes depositing a dielectric material over the first dielectric film; recessing the first dielectric film below a top surface of the semiconductor fin to define a dummy fin, the dummy fin comprising an upper portion of the dielectric material; and forming a gate stack over and along sidewalls of the semiconductor fin and the dummy fin.Type: GrantFiled: December 13, 2019Date of Patent: July 20, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chin-Hsiang Lin, Keng-Chu Lin, Shwang-Ming Jeng, Teng-Chun Tsai, Tsu-Hsiu Perng, Fu-Ting Yen
-
Patent number: 10790185Abstract: Some embodiments include a method of forming an integrated assembly. A construction is formed to include a structure having an exposed surface, and to include an opening proximate the structure. An aperture extends into the opening. A first material is deposited to form a mass along the exposed surface of the structure. Particles are sputtered from the mass and across the aperture. The particles agglomerate to form a sealant material which traps a void within the opening.Type: GrantFiled: August 8, 2019Date of Patent: September 29, 2020Assignee: Micron Technology, Inc.Inventor: Guangjun Yang
-
Patent number: 10763212Abstract: A semiconductor structure includes a substrate including a surface, a first doped region and a second doped region, wherein the first doped region and the second doped region are disposed under the surface; a gate structure disposed between the first doped region and the second doped region; a capacitor disposed over and electrically connected to the first doped region; and a bit line disposed over and electrically connected to the second doped region, wherein the bit line includes a conductive portion and an insulating portion surrounding the conductive portion, and the insulating portion includes ferroelectric material.Type: GrantFiled: April 18, 2019Date of Patent: September 1, 2020Assignee: Nanya Technology CorporationInventors: Cheng-Hsien Hsieh, Ching-Chia Huang, Chen-Lun Ting, Tseng-Fu Lu, Wei-Ming Liao
-
Patent number: 10497647Abstract: Semiconductor devices are provided. A semiconductor device includes gaps between conductive patterns. Moreover, the semiconductor device includes a permeable layer on the conductive patterns. Methods of fabricating semiconductor devices are also provided.Type: GrantFiled: November 17, 2017Date of Patent: December 3, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jongmin Baek, Sangho Rha, Sanghoon Ahn, Wookyung You, Naein Lee
-
Patent number: 10418275Abstract: Some embodiments include a method of forming an integrated assembly. A construction is formed to include a structure having an exposed surface, and to include an opening proximate the structure. An aperture extends into the opening. A first material is deposited to form a mass along the exposed surface of the structure. Particles are sputtered from the mass and across the aperture. The particles agglomerate to form a sealant material which traps a void within the opening.Type: GrantFiled: March 29, 2019Date of Patent: September 17, 2019Assignee: Micron Technology, Inc.Inventor: Guangjun Yang
-
Patent number: 10354911Abstract: In accordance with an embodiment of the present invention, a method of forming a semiconductor device includes forming a first cavity within a substrate. The first cavity is disposed under a portion of the substrate. The method further includes forming a first pillar within the first cavity to support the portion of the substrate.Type: GrantFiled: June 22, 2017Date of Patent: July 16, 2019Assignee: INFINEON TECHNOLOGIES DRESDEN GMBHInventors: Thoralf Kautzsch, Alessia Scire, Steffen Bieselt
-
Patent number: 10290534Abstract: Some embodiments include a method of forming an integrated assembly. A construction is formed to include a structure having an exposed surface, and to include an opening proximate the structure. An aperture extends into the opening. A first material is deposited to form a mass along the exposed surface of the structure. Particles are sputtered from the mass and across the aperture. The particles agglomerate to form a sealant material which traps a void within the opening.Type: GrantFiled: June 13, 2018Date of Patent: May 14, 2019Assignee: Micron Technology, Inc.Inventor: Guangjun Yang
-
Patent number: 10246323Abstract: A method for forming a cavity of a sensor chip. The method comprises forming a first groove (a2) on a substrate (a1); bonding a covering layer (a4) onto the substrate (a1) to cover the first groove (a2), thereby forming a cavity; and etching the covering layer (a4) to decrease a thickness of the covering layer. The method can implement a thinner thickness of a film, thereby improving the sensitivity of a sensor.Type: GrantFiled: December 15, 2015Date of Patent: April 2, 2019Assignee: GOERTEK, INC.Inventors: Mengjin Cai, Qinglin Song
-
Patent number: 10054503Abstract: Examples of force sensors that may be incorporated into a number of devices or other objects are disclosed. In one example, a sensor includes a substrate including a first electrode and a second electrode, the first electrode and the second electrode being spaced by an insulating gap, and a compliant material with plural conductive pathways disposed over the gap and contacting the first electrode and the second electrode such that a resistance of an electrical path passing through the compliant material between the first electrode and the second electrode changes in response to force of the compliant material against one or more of the first electrode and the second electrode.Type: GrantFiled: March 11, 2016Date of Patent: August 21, 2018Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Siyuan Ma, James David Holbery, Flavio Protasio Ribeiro
-
Patent number: 10014211Abstract: Some embodiments include methods of forming voids within semiconductor constructions. In some embodiments the voids may be utilized as microstructures for distributing coolant, for guiding electromagnetic radiation, or for separation and/or characterization of materials. Some embodiments include constructions having micro-structures therein which correspond to voids, conduits, insulative structures, semiconductor structures or conductive structures.Type: GrantFiled: August 23, 2017Date of Patent: July 3, 2018Assignee: Micron Technology, Inc.Inventor: David H. Wells
-
Patent number: 9953928Abstract: Semiconductor devices including empty spaces and methods of forming the semiconductor devices are provided. The semiconductor devices may include first and second line structures extending in a direction on a substrate, an insulating isolation pattern between the first and second line structures and a conductive structure between the first and second line structures and next to the insulating isolation pattern along the direction. The semiconductor devices may also include an empty space including a first portion between the first line structure and the conductive structure and a second portion between the first line structure and the insulating isolation pattern. The first portion of the empty space may have a height different from a height of the second portion of the empty space.Type: GrantFiled: June 17, 2016Date of Patent: April 24, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Rae Kim, Byoung-Deog Choi, Hee-Young Park, Sang-Ho Roh, Jin-Hyung Park, Kyung-Mun Byun
-
Patent number: 9922865Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes: a deep trench in a substrate; a sidewall insulating film on a side surface of the deep trench; an interlayer insulating film on the sidewall insulating film; and an air gap in the interlayer insulating film.Type: GrantFiled: October 30, 2013Date of Patent: March 20, 2018Assignee: Magnachip Semiconductor, Ltd.Inventors: Da Soon Lee, Hyung Suk Choi, Jeong Gyu Park, Gil Ho Lee, Hyun Tae Jung, Meng An Jung, Woo Sig Min, Pil Seung Kang
-
Patent number: 9716015Abstract: According to various embodiments, a carrier may include: a hollow chamber spaced apart from a surface of the carrier; and at least one support structure within the hollow chamber connecting a first region of the carrier disposed over the hollow chamber with a second region of the carrier disposed below the hollow chamber, wherein at least a part of a surface of the at least one support structure is spaced apart from an inner surface of the hollow chamber, and wherein the at least one support structure includes an electrically insulating material.Type: GrantFiled: December 22, 2015Date of Patent: July 25, 2017Assignee: INFINEON TECHNOLOGIES DRESDEN GMBHInventor: Steffen Bieselt
-
Patent number: 9659886Abstract: The invention provides a semiconductor device including a substrate, a dielectric layer, a dummy bonding pad, a bonding pad, a redistribution layer, and a metal interconnect. The substrate includes a non-device region and a device region. The dielectric layer is on the non-device region and the device region. The dummy bonding pad is on the dielectric layer of the non-device region. The metal interconnect is in the dielectric layer of the non-device region and connected to the dummy bonding pad. The bonding pad is on the dielectric layer of the device region. The buffer layer is between the bonding pad and the dielectric layer. The buffer layer includes metal, metal nitride, or a combination thereof. The redistribution layer is on the dielectric layer and connects the dummy bonding pad and the bonding pad.Type: GrantFiled: June 27, 2016Date of Patent: May 23, 2017Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chung-Hsin Lin, Ping-Heng Wu, Chao-Wen Lay, Hung-Mo Wu, Ying-Cheng Chuang
-
Patent number: 9418949Abstract: The invention provides a semiconductor device including a substrate, a dielectric layer, a dummy bonding pad, a bonding pad, a redistribution layer, and a metal interconnect. The substrate includes a non-device region and a device region. The dielectric layer is on the non-device region and the device region. The dummy bonding pad is on the dielectric layer of the non-device region. The metal interconnect is in the dielectric layer of the non-device region and connected to the dummy bonding pad. The bonding pad is on the dielectric layer of the device region. The buffer layer is between the bonding pad and the dielectric layer. The buffer layer includes metal, metal nitride, or a combination thereof. The redistribution layer is on the dielectric layer and connects the dummy bonding pad and the bonding pad.Type: GrantFiled: September 17, 2013Date of Patent: August 16, 2016Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chung-Hsin Lin, Ping-Heng Wu, Chao-Wen Lay, Hung-Mo Wu, Ying-Cheng Chuang
-
Patent number: 9406472Abstract: Planar cavity Micro-Electro-Mechanical System (MEMS) structures, methods of manufacture and design structure are provided. The method includes forming at least one Micro-Electro-Mechanical System (MEMS) cavity having a planar surface using a reverse damascene process.Type: GrantFiled: December 21, 2010Date of Patent: August 2, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Dinh Dang, Thai Doan, George A. Dunbar, III, Zhong-Xiang He, Russell T. Herrin, Christopher V. Jahnes, Jeffrey C. Maling, William J. Murphy, Anthony K. Stamper, John G. Twombly, Eric J. White
-
Patent number: 9391138Abstract: Semiconductor devices including empty spaces and methods of forming the semiconductor devices are provided. The semiconductor devices may include first and second line structures extending in a direction on a substrate, an insulating isolation pattern between the first and second line structures and a conductive structure between the first and second line structures and next to the insulating isolation pattern along the direction. The semiconductor devices may also include an empty space including a first portion between the first line structure and the conductive structure and a second portion between the first line structure and the insulating isolation pattern. The first portion of the empty space may have a height different from a height of the second portion of the empty space.Type: GrantFiled: May 9, 2014Date of Patent: July 12, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Rae Kim, Byoung-Deog Choi, Hee-Young Park, Sang-Ho Roh, Jin-Hyung Park, Kyung-Mun Byun
-
Patent number: 9339807Abstract: A device for making a carbon nanotube film includes a substrate having a surface, and two substantially parallel slits defined on the surface of the substrate. The two substantially parallel slits extend into the substrate from the surface of the substrate. A growing surface is defined by the two substantially parallel slits and located between the two substantially parallel slits.Type: GrantFiled: November 28, 2012Date of Patent: May 17, 2016Assignees: Tsinghua University, HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Chen Feng, Kai-Li Jiang, Zhuo Chen, Yong-Chao Zhai, Shou-Shan Fan
-
Patent number: 9240345Abstract: Disclosed is a shallow trench isolation structure having an air gap for suppressing the dark currents and cross-talk which occur in CMOS image sensors. The shallow trench isolation structure suppresses photons injected from neighboring pixels and dark current, so that high-quality images are obtained. Since impurities are removed from a p type ion implantation region for a photodiode when an inner wall oxide layer is etched to form the air gap, the p type ion implantation region has a uniform doping profile, thereby suppressing the diffusion of electrons towards the surface and achieving an image having a high quality.Type: GrantFiled: August 27, 2009Date of Patent: January 19, 2016Assignee: INTELLECTUAL VENTURES II LLCInventor: Nag Kyun Sung
-
Patent number: 9153597Abstract: The inventive concept provides methods of manufacturing three-dimensional semiconductor devices. In some embodiments, the methods include forming a stack structure including sacrificial layers and insulation layers, forming a trench penetrating the stack structure, forming a hydrophobic passivation element on the surfaces of the insulation layers that were exposed by the trench and selectively removing the sacrificial layers.Type: GrantFiled: September 14, 2012Date of Patent: October 6, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hoo Kim, Sang Won Bae, Kuntack Lee, Hyosan Lee
-
Patent number: 9129903Abstract: A semiconductor device is fabricated by forming first holes arranged along a first direction on an etch-target layer, forming dielectric patterns in the first holes, conformally forming a barrier layer on the dielectric patterns, forming a sacrificial layer on the barrier layer to define a first void, partially removing the sacrificial layer to expose the first void, anisotropically etching the barrier layer to form second holes below the first void, and etching portions of the etch-target layer located below the first and second holes to form contact holes. The first void may be formed on a first gap region confined by at least three of the dielectric patterns disposed adjacent to each other, and the sacrificial layer may include a material having a low conformality.Type: GrantFiled: July 7, 2014Date of Patent: September 8, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: JungWoo Seo, JinSeo Choi, KyoungRyul Yoon
-
Patent number: 9117744Abstract: Some embodiments include methods of forming voids within semiconductor constructions. In some embodiments the voids may be utilized as microstructures for distributing coolant, for guiding electromagnetic radiation, or for separation and/or characterization of materials. Some embodiments include constructions having micro-structures therein which correspond to voids, conduits, insulative structures, semiconductor structures or conductive structures.Type: GrantFiled: August 20, 2013Date of Patent: August 25, 2015Assignee: Micron Technology, Inc.Inventor: David H. Wells
-
Patent number: 9076765Abstract: A semiconductor device includes a semiconductor substrate, a trench, a buried insulated source electrode arranged in a bottom portion of the trench, a first gate electrode and a second gate electrode arranged in an upper portion of the trench and spaced apart from one another. A surface gate contact extends into the upper portion of the trench and is in physical and electrical contact with the first gate electrode and second gate electrode.Type: GrantFiled: June 16, 2014Date of Patent: July 7, 2015Assignee: Infineon Technologies Austria AGInventors: Oliver Blank, Uli Hiller
-
Patent number: 9061895Abstract: A process for producing a micromechanical structure including a substrate and a stack of at least two layers arranged on the substrate is provided. A mobile part is formed in the stack and a fixed part relative to the substrate is formed in the stack, and an opposite surface is formed between the fixed part and the mobile part, to present a stop device to limit displacement of the mobile part in a direction substantially perpendicular to the stack. The process uses at least one sacrificial layer between the substrate and the stack made of material suitable to be etched selectively relative to the materials of the stack.Type: GrantFiled: December 21, 2010Date of Patent: June 23, 2015Assignee: Commissariat à l'énergie atomique et aux énergies alternativesInventors: Philippe Robert, Arnaud Walther
-
Patent number: 9059396Abstract: Bulk acoustic wave filters and/or bulk acoustic resonators integrated with CMOS devices, methods of manufacture and design structure are provided. The method includes forming a single crystalline beam from a silicon layer on an insulator. The method further includes providing a coating of insulator material over the single crystalline beam. The method further includes forming a via through the insulator material. The method further includes providing a sacrificial material in the via and over the insulator material. The method further includes providing a lid on the sacrificial material. The method further includes providing further sacrificial material in a trench of a lower wafer. The method further includes bonding the lower wafer to the insulator, under the single crystalline beam. The method further includes venting the sacrificial material and the further sacrificial material to form an upper cavity above the single crystalline beam and a lower cavity, below the single crystalline beam.Type: GrantFiled: September 11, 2013Date of Patent: June 16, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David L. Harame, Stephen E. Luce, Anthony K. Stamper
-
Patent number: 9041088Abstract: Disclosed are non-volatile memory devices and methods of manufacturing the same. The non-volatile memory device includes device isolation patterns defining active portions in a substrate and gate structures disposed on the substrate. The active portions are spaced apart from each other in a first direction and extend in a second direction perpendicular to the first direction. The gate structures are spaced apart from each other in the second direction and extend in the first direction. Each of the device isolation patterns includes a first air gap, and each of a top surface and a bottom surface of the first air gap has a wave-shape in a cross-sectional view taken along the second direction.Type: GrantFiled: July 24, 2014Date of Patent: May 26, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hwang Sim, Jinhyun Shin, HoJun Seong
-
Patent number: 9035419Abstract: A semiconductor device including a substrate having a trench formed therein, a plurality of gate structures, an isolation layer pattern and an insulating interlayer pattern. The substrate includes a plurality of active regions defined by the trench and spaced apart from each other in a second direction. Each of the active regions extends in a first direction substantially perpendicular to the second direction. Each of the plurality of gate structures includes a tunnel insulation layer pattern, a floating gate, a dielectric layer pattern and a control gate sequentially stacked on the substrate. The isolation layer pattern is formed in the trench. First isolation layer pattern has at least one first air gap between sidewalls of at least one adjacent pair of the floating gates. The insulating interlayer pattern is formed between the gate structures, and the first insulating interlayer pattern extends in the second direction.Type: GrantFiled: August 23, 2011Date of Patent: May 19, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Woo Oh, Dae-Sin Kim, Young-Kwan Park, Keun-Ho Lee, Seon-Young Lee
-
Patent number: 9023714Abstract: Some embodiments include methods of forming voids within semiconductor constructions. In some embodiments the voids may be utilized as microstructures for distributing coolant, for guiding electromagnetic radiation, or for separation and/or characterization of materials. Some embodiments include constructions having micro-structures therein which correspond to voids, conduits, insulative structures, semiconductor structures or conductive structures.Type: GrantFiled: June 9, 2011Date of Patent: May 5, 2015Assignee: Micron Technology, Inc.Inventor: David H. Wells
-
Patent number: 9006078Abstract: A method of fabricating a semiconductor device and a semiconductor device formed by the method. The method includes form a stack conductive structure by stacking a first conductive pattern and an insulation pattern over a substrate; forming a sacrificial pattern over sidewalls of the stack conductive structure; forming a second conductive pattern having a recessed surface lower than a top surface of the stack conductive structure; forming a sacrificial spacer to expose sidewalls of the insulation pattern by removing an upper portion of the sacrificial pattern; reducing a width of the exposed portion of the insulation patters; forming a capping spacer to cap the sidewalls of the insulation pattern having the reduced width over the sacrificial spacer; and forming an air gap between the first conductive pattern and the second conductive pattern by converting the sacrificial spacer to volatile byproducts.Type: GrantFiled: August 30, 2013Date of Patent: April 14, 2015Assignee: SK Hynix Inc.Inventor: Myung-Ok Kim
-
Patent number: 9006077Abstract: Methods for fabricating integrated circuits and FinFET transistors on bulk substrates with active channel regions isolated from the substrate with an insulator are provided. In accordance with an exemplary embodiment, a method for fabricating an integrated circuit includes forming fin structures overlying a semiconductor substrate, wherein each fin structure includes a channel material and extends in a longitudinal direction from a first end to a second end. The method deposits an anchoring material over the fin structures. The method includes recessing the anchoring material to form trenches adjacent the fin structures, wherein the anchoring material remains in contact with the first end and the second end of each fin structure. Further, the method forms a void between the semiconductor substrate and the channel material of each fin structure with a gate length independent etching process, wherein the channel material of each fin structure is suspended over the semiconductor substrate.Type: GrantFiled: August 21, 2013Date of Patent: April 14, 2015Assignee: GlobalFoundries, Inc.Inventors: Murat Kerem Akarvardar, Ajey Poovannummoottil Jacob
-
Patent number: 8975684Abstract: Disclosed are non-volatile memory devices and methods of manufacturing the same. The non-volatile memory device includes device isolation patterns defining active portions in a substrate and gate structures disposed on the substrate. The active portions are spaced apart from each other in a first direction and extend in a second direction perpendicular to the first direction. The gate structures are spaced apart from each other in the second direction and extend in the first direction. Each of the device isolation patterns includes a first air gap, and each of a top surface and a bottom surface of the first air gap has a wave-shape in a cross-sectional view taken along the second direction.Type: GrantFiled: June 11, 2013Date of Patent: March 10, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hwang Sim, Jinhyun Shin, HoJun Seong
-
Patent number: 8969164Abstract: A semiconductor structure comprises a substrate, a gate stack, a base area, and a source/drain region, wherein the gate stack is located on the base area, the source/drain region is located in the base area, and the base area is located on the substrate. A supporting isolated structure is provided between the base area and the substrate, wherein part of the supporting structure is connected to the substrate; a cavity is provided between the base area and the substrate, wherein the cavity is composed of the base area, the substrate and the supporting isolated structure. A stressed material layer is provided on both sides of the gate stack, the base area and the supporting isolated structure. Correspondingly, a method is provided for manufacturing such a semiconductor structure, which inhibits the short channel effect, reduces the parasitic capacitance and leakage current, and enhances the steepness of the source/drain region.Type: GrantFiled: March 23, 2012Date of Patent: March 3, 2015Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Zhijiong Luo, Haizhou Yin
-
Patent number: 8962487Abstract: The present invention relates to a process for fabricating microchannels on a substrate and to a substrate comprising these microchannels, the invention being especially applicable to the fabrication of microstructured substrates for microelectronic, microfluidic and/or micromechanical systems. The process includes a step (a) of producing at least one or at least two patterns 2 on the surface of a bottom layer 1 and a step (b) of depositing, on top of the bottom layer and the pattern or patterns, a layer 3 of polymer material obtained by polymerizing an organic or organometallic monomer that contains siloxane functional groups, for example tetramethyldisiloxane, in a plasma-enhanced, optionally remote plasma-enhanced, chemical vapor deposition reactor (PECVD or optionally RPECVD) reactor.Type: GrantFiled: February 24, 2010Date of Patent: February 24, 2015Assignee: Universite des Sciences et Technologies de LilleInventors: Abdennour Abbas, Didier Guillochon, Bertrand Bocquet, Philippe Supiot
-
Patent number: 8956945Abstract: Device structures, fabrication methods, and design structures for a bipolar junction transistor. A first isolation structure is formed in a substrate to define a boundary for a device region. A collector is formed in the device region, and a second isolation structure is formed in the device region. The second isolation structure defines a boundary for the collector. The second isolation structure is laterally positioned relative to the first isolation structure to define a section of the device region between the first and second isolation structures.Type: GrantFiled: February 4, 2013Date of Patent: February 17, 2015Assignee: International Business Machines CorporationInventors: James S. Dunn, Qizhi Liu
-
Patent number: 8956949Abstract: Disclosed are a structure for electrical signal isolation between adjacent devices situated in a top semiconductor layer of the structure and an associated method for the structure's fabrication. The structure includes a trench extending through the top semiconductor layer and into a base oxide layer below the top semiconductor layer. A handle wafer is situated below the base oxide layer and a void is disposed in the handle wafer below the trench. A bottom opening of the trench connects the main body of the trench with the void forming a continuous cavity including the main body, the bottom opening of the trench, and the void such that the void improves electrical signal isolation between the adjacent devices situated in the top semiconductor layer. Unetched portions of the handle wafer are then available to provide mechanical support to the top semiconductor layer.Type: GrantFiled: August 21, 2014Date of Patent: February 17, 2015Assignee: Newport Fab, LLCInventors: Paul D. Hurwitz, Robert L. Zwingman
-
Patent number: 8956947Abstract: A semiconductor substrate is provided in which an alignment mark is formed that can be used for an alignment even after the formation of an impurity diffused layer by the planarization of an epitaxial film. A trench is formed in an alignment region of an N?-type layer formed on an N+-type substrate. This trench is used to leave voids after the formation of a P?-type epitaxial film on the N?-type layer. Then, the voids formed in the N?-type layer can be used as an alignment mark. Thus, such a semiconductor substrate can be used to provide an alignment in the subsequent step of manufacturing the semiconductor apparatus. Thus, the respective components constituting the semiconductor apparatus can be formed at desired positions accurately.Type: GrantFiled: July 31, 2014Date of Patent: February 17, 2015Assignees: Sumco Corporation, Denso CorporationInventors: Syouji Nogami, Tomonori Yamaoka, Shoichi Yamauchi, Nobuhiro Tsuji, Toshiyuki Morishita
-
Patent number: 8952454Abstract: An SOI wafer according to the present invention includes a support substrate and an insulating layer formed on the support substrate, a predetermined cavity pattern being formed on one of main surfaces of the support substrate on which the insulating layer is provided, further includes an active semiconductor layer formed on the insulating layer with the cavity pattern being closed, the active semiconductor layer not being formed in an outer peripheral portion of the support substrate, and further includes a plurality of superposition mark patterns formed in the outer peripheral portion on the one of the main surfaces of the support substrate for specifying a position of the cavity pattern.Type: GrantFiled: November 9, 2012Date of Patent: February 10, 2015Assignee: Mitsubishi Electric CorporationInventors: Kazuhiro Shimizu, Junichi Yamashita, Takuichiro Shitomi
-
Patent number: 8946804Abstract: A semiconductor device, and a method of fabrication the same, include selection gate patterns extending in a first direction on a substrate, cell gate patterns extending in parallel in the first direction between the selection gate patterns adjacent to each other, and contact pads connected to first end parts of the cell gate patterns, respectively. An insulating layer covers the selection gate patterns, the cell gate patterns, and the contact pads. The insulating layer includes a void or seam between the contact pads. A filling insulating layer fills the void or seam in the insulating layer.Type: GrantFiled: March 28, 2013Date of Patent: February 3, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Hwang Sim
-
Patent number: 8932934Abstract: A process is provided for methods of reducing contamination of the self-forming barrier of an ultra-low k layer during semiconductor fabrication. In one aspect, a method includes: providing a cured ultra-low k film which contains at least one trench, and the pores of the film are filled with a pore-stuffing material; removing exposed pore-stuffing material at the surface of the trench to form exposed pores; and forming a self-forming barrier layer on the surface of the trench.Type: GrantFiled: May 28, 2013Date of Patent: January 13, 2015Assignee: Global Foundries Inc.Inventors: Moosung M. Chae, Errol Todd Ryan, Nicholas Vincent Licausi, Christian Witt, Ailian Zhao, Ming He, Sean X. Lin, Xunyuan Zhang, Kunaljeet Tanwar
-
Patent number: 8921201Abstract: Bulk acoustic wave filters and/or bulk acoustic resonators integrated with CMOS processes, methods of manufacture and design structures are disclosed. The method includes forming at least one beam comprising amorphous silicon material and providing an insulator material over and adjacent to the amorphous silicon beam. The method further includes forming a via through the insulator material and exposing a material underlying the amorphous silicon beam. The method further includes providing a sacrificial material in the via and over the amorphous silicon beam. The method further includes providing a lid on the sacrificial material and over the insulator material. The method further includes venting, through the lid, the sacrificial material and the underlying material to form an upper cavity above the amorphous silicon beam and a lower cavity below the amorphous silicon beam, respectively.Type: GrantFiled: December 4, 2013Date of Patent: December 30, 2014Assignee: International Business Machines CorporationInventors: Stephen E. Luce, Anthony K. Stamper
-
Patent number: 8921974Abstract: Embodiments related to semiconductor manufacturing and semiconductor devices with semiconductor structure are described and depicted.Type: GrantFiled: June 6, 2013Date of Patent: December 30, 2014Assignee: Infineon Technologies AGInventors: Thoralf Kautzsch, Boris Binder, Uwe Rudolph, Frank Hoffman
-
Patent number: 8883611Abstract: Semiconductor devices, and methods of fabricating the same, include forming a trench between a plurality of patterns on a substrate to be adjacent to each other, forming a first sacrificial layer in the trench, forming a first porous insulation layer having a plurality of pores on the plurality of patterns and on the first sacrificial layer, and removing the first sacrificial layer through the plurality of pores of the first porous insulation layer to form a first air gap between the plurality of patterns and under the first porous insulation layer.Type: GrantFiled: August 30, 2012Date of Patent: November 11, 2014Assignee: Samsung Electronics Co., LtdInventors: Bo-Young Lee, Jongwan Choi, Myoungbum Lee
-
Patent number: 8878332Abstract: A method of fabricating a nonvolatile memory device includes providing a substrate having active regions defined by a plurality of trenches, forming a first isolation layer on the substrate having the plurality of trenches, forming a sacrificial layer on the first isolation layer to fill the trenches, the sacrificial layer including a first region filling lower portions of the trenches and a second region filling portions other than the lower portions, removing the second region of the sacrificial layer, forming a second isolation layer on the first isolation layer and the first region of the sacrificial layer, forming air gaps in the trenches by removing the first region of the sacrificial layer, and removing a portion of the first isolation layer and a portion of the second isolation layer while maintaining the air gaps.Type: GrantFiled: April 9, 2014Date of Patent: November 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Hoon Na, Young-Woo Park, Dong-Hwa Kwak, Tae-Yong Kim, Jee-Hoon Han, Jang-Hyun You, Dong-Sik Lee, Su-Jin Park
-
Publication number: 20140312456Abstract: A semiconductor device can include wiring lines on a substrate and an interlayer insulating structure, between ones of the wiring lines. The wiring lines can include a pore-containing layer that includes a plurality of pores extending away from a surface of the substrate, wherein ones of the pores have respective volumes that increase with a distance from the substrate until reaching an air gap layer above the pore-containing layer and beneath uppermost surfaces of the wiring lines.Type: ApplicationFiled: April 18, 2014Publication date: October 23, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Kyoung-Hee Kim, Ho-Ki Lee, Gilheyun Choi, Kyu-Hee Han, Jongwon Hong
-
Patent number: 8865562Abstract: A method of manufacturing a semiconductor device includes forming first and second gate lines over a semiconductor substrate, wherein each second gate line has a greater width than each of the first gate lines, forming a first insulating layer surrounding the top and side walls of the first and the second gate lines so that first air gaps are formed between the first and second gate lines and between the first gate lines, forming a first reaction region in the first insulating layer by diffusing an etchant to a depth less than a target depth from a surface of the first insulating layer, removing the first reaction region, forming second reaction regions in the first insulating layer by diffusing the etchant to the target depth from the surface of the first insulating layer, and removing the second reaction regions exposing a portion of each first and second gate lines.Type: GrantFiled: August 31, 2012Date of Patent: October 21, 2014Assignee: SK Hynix Inc.Inventor: Duk Eui Lee
-
Patent number: 8866202Abstract: A method for reducing capacitances between semiconductor devices is provided. A plurality of contact structures is formed in a dielectric layer. A mask is formed to cover the contact structures wherein the mask has mask features for exposing parts of the dielectric layer wherein the mask features have widths. The widths of the mask features are shrunk with a sidewall deposition. Gaps are etched into the dielectric layer through the sidewall deposition. The gaps are closed to form pockets in the gaps.Type: GrantFiled: April 26, 2012Date of Patent: October 21, 2014Assignee: Lam Research CorporationInventors: S. M. Reza Sadjadi, Zhi-Song Huang