Having A Perfecting Coating Patents (Class 438/465)
-
Patent number: 8309403Abstract: A method for encapsulating electronic components, including the steps of: forming, in a first surface of a semiconductor wafer, electronic components; forming, on the first surface, an interconnection stack including conductive tracks and vias separated by an insulating material; forming first and second bonding pads on the interconnection stack; thinning down the wafer, except at least on its contour; filling the thinned-down region with a first resin layer; arranging at least one first chip on the first bonding pads and forming solder bumps on the second bonding pads; depositing a second resin layer covering the first chips and partially covering the solder bumps; bonding an adhesive strip on the first resin layer; and scribing the structure into individual chips.Type: GrantFiled: November 16, 2010Date of Patent: November 13, 2012Assignee: STMicroelectronics (Tours) SASInventors: Marc Feron, Vincent Jarry, Laurent Barreau
-
Patent number: 8304325Abstract: A substrate dividing method which can thin and divide a substrate while preventing chipping and cracking from occurring. This substrate dividing method comprises the steps of irradiating a semiconductor substrate 1 having a front face 3 formed with functional devices 19 with laser light while positioning a light-converging point within the substrate, so as to form a modified region including a molten processed region due to multiphoton absorption within the semiconductor substrate 1, and causing the modified region including the molten processed region to form a starting point region for cutting; and grinding a rear face 21 of the semiconductor substrate 1 after the step of forming the starting point region for cutting such that the semiconductor substrate 1 attains a predetermined thickness.Type: GrantFiled: November 29, 2007Date of Patent: November 6, 2012Assignee: Hamamatsu-Photonics K.K.Inventors: Yoshimaro Fujii, Fumitsugu Fukuyo, Kenshi Fukumitsu, Naoki Uchiyama
-
Patent number: 8298864Abstract: An improved manufacturing method for semiconductor devices is provided. This method can prevent chips and cracks from being generated when the rear face of the semiconductor substrate is polished. The manufacturing method includes preparing a semiconductor substrate having a front face and a rear face. The front face has an inner surface area and a peripheral surface area. Circuit elements are provided in the inner surface area of the semiconductor substrate. The manufacturing method also includes sealing the circuit elements with circuit sealing resin. The manufacturing method also includes providing cured resin in the peripheral surface area of the semiconductor substrate. The manufacturing method also includes polishing the rear face of the semiconductor substrate after the circuit sealing step. The manufacturing method also includes cutting the semiconductor substrate after the substrate polishing step so as to obtain semiconductor devices.Type: GrantFiled: December 14, 2009Date of Patent: October 30, 2012Assignee: Oki Semiconductor Co., Ltd.Inventor: Yoshimasa Kushima
-
Patent number: 8298919Abstract: A method to prevent contamination of the principal surface side in a process of grinding the back surface side of a semiconductor wafer. At an intersection of a scribe region of a semiconductor wafer whose back surface side is to be ground, a plurality of insulating layers is laminated over the principal surface in the same manner as an insulating layer constituting a wiring layer laminated over a device region. Moreover, in the same layer as an uppermost wiring disposed at the uppermost layer among a plurality of the wiring layers formed for a device region, a metal pattern is formed. Furthermore, a second insulating layer covering the uppermost wiring is also formed over the metal pattern so as to cover the same.Type: GrantFiled: December 27, 2010Date of Patent: October 30, 2012Assignee: Renesas Electronics CorporationInventors: Shoetsu Kogawa, Satoru Nakayama, Seigo Kamata, Shigemitsu Seito
-
Patent number: 8299581Abstract: Embodiments of the invention provide a semiconductor chip having a passivation layer extending along a surface of a semiconductor substrate to an edge of the semiconductor substrate, and methods for their formation. One aspect of the invention provides a semiconductor chip comprising: a semiconductor substrate; a passivation layer including a photosensitive polyimide disposed along a surface of the semiconductor substrate and extending to at least one edge of the semiconductor substrate; and a channel extending through the passivation layer to the surface of the semiconductor substrate.Type: GrantFiled: June 8, 2010Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Ekta Misra, Marie-Claude Paquet, Francis Santerre, Wolfgang Sauter
-
Patent number: 8288842Abstract: A method provides for dicing a wafer having a base material with a diamond structure. The wafer first undergoes a polishing process, in which a predetermined portion of the wafer is polished away from its back side. The wafer is then diced through at least one line along a direction at a predetermined offset angle from a natural cleavage direction of the diamond structure. A wafer is produced with one or more dies formed thereon with at least one of its edges at an offset angle from a natural cleavage direction of a diamond structure of a base material forming the wafer. At least one dicing line has one or more protection elements for protecting the dies from undesired cracking while the wafer is being diced along the dicing line.Type: GrantFiled: January 18, 2007Date of Patent: October 16, 2012Assignee: Taiwan Semiconductor Manufacturing Co. LtdInventors: Hsin-Hui Lee, Chien-Chao Huang, Chao-Hsiung Wang, Fu-Liang Yang, Chenming Hu
-
Patent number: 8278186Abstract: The present invention relates to a wafer cleaning and a wafer bonding method using the same that can improve a yield of cleaning process and bonding property in bonding the cleaned wafer by cleaning the wafer using atmospheric pressure plasma and cleaning solution. The wafer cleaning method includes the steps of providing a process chamber with a wafer whose bonding surface faces upward, cleaning and surface-treating the bonding surface of the wafer by supplying atmospheric pressure plasma and a cleaning solution to the bonding surface of the wafer, and withdrawing out the wafer from the process chamber.Type: GrantFiled: October 31, 2007Date of Patent: October 2, 2012Assignee: Ltrin Co., Ltd.Inventors: Yong Won Cha, Dong Chul Kim
-
Patent number: 8268704Abstract: A substrate dividing method which can thin and divide a substrate while preventing chipping and cracking from occurring. This substrate dividing method comprises the steps of irradiating a semiconductor substrate 1 having a front face 3 formed with functional devices 19 with laser light while positioning a light-converging point within the substrate, so as to form a modified region including a molten processed region due to multiphoton absorption within the semiconductor substrate 1, and causing the modified region including the molten processed region to form a starting point region for cutting; and grinding a rear face 21 of the semiconductor substrate 1 after the step of forming the starting point region for cutting such that the semiconductor substrate 1 attains a predetermined thickness.Type: GrantFiled: March 6, 2003Date of Patent: September 18, 2012Assignee: Hamamatsu Photonics K.K.Inventors: Yoshimaro Fujii, Fumitsugu Fukuyo, Kenshi Fukumitsu, Naoki Uchiyama
-
Patent number: 8252665Abstract: A wafer is attached to a carrier by using an adhesive layer, and a portion of the adhesive layer is exposed adjacent to an edge of the wafer. After thinning the wafer, a protection layer is provided to cover the exposed portion of the adhesive layer. A plurality of dies is bonded onto the thinned wafer, and then the thinned wafer and the dies are encapsulated with a molding compound.Type: GrantFiled: April 29, 2010Date of Patent: August 28, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Chih Chiou, Weng-Jin Wu, Shau-Lin Shue
-
Publication number: 20120208350Abstract: The present invention aims to provide a method of manufacturing a semiconductor device that is capable of preventing cracks in a low dielectric material layer of a semiconductor wafer, while also suppressing an increase in the number of steps in the manufacturing process. This object is achieved by a method of manufacturing a semiconductor device including the steps of pasting a film for forming a protective layer in which a support base, an adhesive layer, and a thermosetting resin layer are laminated, in that order, onto a bumped wafer in which a low dielectric material layer is formed, with the thermosetting resin layer serving as a pasting surface, and further, peeling the support base and the adhesive layer from the thermosetting resin layer, forming a protective layer by thermally curing the thermosetting resin layer, and dicing the bumped wafer and the protective layer together.Type: ApplicationFiled: February 14, 2012Publication date: August 16, 2012Applicant: NITTO DENKO CORPORATIONInventors: Takashi Oda, Naohide Takamoto, Takeshi Matsumura
-
Patent number: 8222083Abstract: A semiconductor package includes a semiconductor chip provided with a first surface having a bonding pad, a second surface opposing to the first surface and side surfaces; a first redistribution pattern connected with the bonding pad and extending along the first surface from the bonding pad to an end portion of the side surface which meets with the second surface; and a second redistribution pattern disposed over the first redistribution pattern and extending from the side surfaces to the first surface. In an embodiment of the present invention, in which the first redistribution pattern connected with the bonding pad is formed over the semiconductor chip and the second redistribution pattern is formed over the first redistribution pattern, it is capable of reducing a length for signal transfer since the second redistribution pattern is used as an external connection terminal.Type: GrantFiled: April 13, 2010Date of Patent: July 17, 2012Assignee: Hynix Semiconductor Inc.Inventors: Seung Hyun Lee, Seung Taek Yang
-
Publication number: 20120171844Abstract: A dicing die bonding film including a bonding layer; and a pressure-sensitive adhesive layer adjoining the bonding layer, the pressure-sensitive adhesive layer having a storage modulus of about 400 to about 600 kPa at 25° C. and a peel strength of about 200 to about 350 mN/25 mm with respect to the bonding layer as measured according to KS-A-01107 standard.Type: ApplicationFiled: November 2, 2011Publication date: July 5, 2012Inventors: Min Kyu HWANG, Ji Ho Kim, Ki Tae Song
-
Patent number: 8198175Abstract: A processing method for a package substrate having a base substrate partitioned by a plurality of crossing division lines to form a plurality of chip forming areas where a plurality of semiconductor chips are respectively formed and molded with resin. The package substrate has a resin surface and an electrode surface opposite to the resin surface. The processing method includes a warp correcting step of cutting the package substrate from the resin surface or the electrode surface along the division lines by using a cutting blade to form a cut groove, thereby correcting a warp of the package substrate, and a grinding step of grinding the resin surface of the package substrate in the condition where the electrode surface of the package substrate is held on a holding table after performing the warp correcting step, thereby reducing the thickness of the package substrate to a predetermined thickness.Type: GrantFiled: February 8, 2011Date of Patent: June 12, 2012Assignee: Disco CorporationInventors: Kazuma Sekiya, Koichi Kondo
-
Publication number: 20120112351Abstract: Disclosed is a method of manufacturing a discrete semiconductor device package (100), comprising providing a wafer comprising a plurality of semiconductor devices (50), each of said semiconductor devices comprising a substrate (110) having a top contact (130) and a bottom contact (150); partially sawing said wafer with a first sawing blade such that the semiconductor devices are partially separated from each other by respective incisions (20); lining said incisions with an electrically insulating film (160); and sawing through said incisions with a second sawing blade such that the semiconductor devices are fully separated from each other. A resulting discrete semiconductor device package (100) and a carrier (200) comprising such a discrete semiconductor device package (100) are also disclosed.Type: ApplicationFiled: November 9, 2011Publication date: May 10, 2012Applicant: NXP B.V.Inventors: Sven WALCZYK, Roelf Anco Jacob GROENHUIS, Paul Dijkstra, Emiel de BRUIN, Rolf Brenner
-
Patent number: 8173522Abstract: A process and an apparatus are described for the treatment of wafers, in particular for the thinning of wafers. A wafer with a carrier layer and an interlayer arranged between the carrier layer and the wafer is also described, in which the interlayer is a plasmapolymeric layer that adheres to the wafer and adheres more strongly to the carrier layer than to the wafer.Type: GrantFiled: January 26, 2009Date of Patent: May 8, 2012Assignee: Thin Materials AGInventors: Andreas Jakob, Klaus-D Vissing, Volkmar Stenzel
-
Patent number: 8168458Abstract: A semiconductor wafer contains a plurality of semiconductor die each having a peripheral area around the die. A recessed region with angled or vertical sidewall is formed in the peripheral area. A conductive layer is formed in the recessed region. A first stud bump is formed over a contact pad of the semiconductor die. A second stud bump is formed over the first conductive layer within the recessed region. A bond wire is formed between the first and second stud bumps. A third stud bump is formed over the bond wire and first stud bump. A dicing channel partially formed through the peripheral area. The semiconductor wafer undergoes backgrinding to the dicing channel to singulate the semiconductor wafer and separate the semiconductor die. The semiconductor die can be disposed in a semiconductor package with other components and electrically interconnected through the bond wire and stud bumps.Type: GrantFiled: December 8, 2008Date of Patent: May 1, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Byung Tai Do, Reza A. Pagaila, Linda Pei Ee Chua
-
Patent number: 8158494Abstract: A mask used when a semiconductor wafer is diced into individual semiconductor chips by plasma etching is formed as follows. First, a pattern of a liquid-repellent film is formed by printing a liquid-repellent liquid on the area to be etched on the rear surface of the semiconductor wafer. Next, a resin film thicker than the liquid-repellent film is formed in the area not having the liquid-repellent film by supplying a liquid resin to the rear surface on which the liquid-repellent pattern has been formed. Then, the resin film is cured to form the mask covering the area other than the area to be removed by the etching. This method allows the formation of an etching mask without using a high-cost method such as photolithography.Type: GrantFiled: March 24, 2009Date of Patent: April 17, 2012Assignee: Panasonic CorporationInventors: Hiroshi Haji, Kiyoshi Arita
-
Patent number: 8143106Abstract: The thermosetting die-bonding film of the present invention is used in manufacturing a semiconductor device, has at least an epoxy resin, a phenol resin, and an acrylic copolymer, and the ratio X/Y is 0.7 to 5 when X represents a total weight of the epoxy resin and the phenol resin and Y represents a weight of the acrylic copolymer.Type: GrantFiled: August 28, 2009Date of Patent: March 27, 2012Assignee: Nitto Denko CorporationInventors: Yuki Sugo, Sadahito Misumi, Takeshi Matsumura
-
Patent number: 8129259Abstract: A disclosed device includes a manufacturing method of semiconductor device including preparing a semiconductor substrate including semiconductor chip forming regions, scribing regions surrounding these regions, and cutting regions formed in the scribing regions and narrower than the scribing regions, forming check patterns and semiconductor chips, forming a resist film, forming through grooves narrower than the scribing regions and wider than the check patterns and the cutting regions, removing the check patterns with a wet blast process using the resist film and collectively forming grooves at portions of a protection film and the semiconductor substrate facing the through grooves, removing the resist film, forming internal connection terminals on the contacting faces, forming an insulating resin layer, forming a wiring forming face by removing until connecting faces are exposed, forming wiring patterns, and cutting the semiconductor substrate, the insulating resin layer, and a solder resist layer to separatType: GrantFiled: June 21, 2010Date of Patent: March 6, 2012Assignee: Shinko Electric Industries Co., Ltd.Inventors: Yoichi Harayama, Takaharu Yamano
-
Patent number: 8124455Abstract: A wafer strength reinforcement system is provided including providing a wafer, providing a tape for supporting the wafer, and positioning a wafer edge support material for location between the tape and the wafer.Type: GrantFiled: December 15, 2005Date of Patent: February 28, 2012Assignee: STATS ChipPAC Ltd.Inventors: Heap Hoe Kuan, Byung Tai Do
-
Patent number: 8124471Abstract: A method of grinding a molded semiconductor package to a desired ultra thin thickness without damage to the package is disclosed. Prior to grinding a molded package to a desired package thickness, the package may be protected from excessive mechanical stress generated during grinding by applying a protective tape to enclose interconnects formed on the package. This way, the protective tape provides support to the semiconductor package during package grinding involving the mold material as well as the die. In the post-grind package, the grinded die surface may be exposed and substantially flush with the mold material. The protective tape may then be removed to prepare the post-grind package for connection with an external device or PCB.Type: GrantFiled: March 11, 2008Date of Patent: February 28, 2012Assignee: Intel CorporationInventors: James-Yii Lee Kiong, Chong Hin Tan, Shivaram Sahadevan, Max Mah Boon Hooi, Tang Shiau Phing
-
Patent number: 8114759Abstract: With the invented dicing method, by increasing the cohesive strength while decreasing the adhesive strength of an ultraviolet-curing adhesive in advance, mixing of the ultraviolet-curing adhesive layer of an adhesive sheet with a die attach film on a dicing line can be decreased and pickup failures can be reduced, when picking up chips having a die attach film after dicing. The dicing method for a semiconductor wafer with a die-attach film comprises a first gluing step in which a die attach film is affixed to an adhesive sheet having an ultraviolet-curing adhesive laminated on a base material film, a second gluing step in which a semiconductor wafer is affixed to the opposite side of the die attach film affixed to the adhesive sheet, an ultraviolet irradiation step in which the ultraviolet-curing adhesive is irradiated with ultraviolet light, and a dicing step in which the semiconductor wafer and the die attach film affixed to the adhesive sheet are diced.Type: GrantFiled: March 3, 2009Date of Patent: February 14, 2012Assignee: Denki Kagaku Kogyo Kabushiki KaishaInventors: Takeshi Saito, Tomomichi Takatsu
-
Patent number: 8110443Abstract: A method of fabricating a semiconductor device from a semiconductor wafer, having external connecting terminals on one side of the semiconductor wafer and a cover layer on another side of the semiconductor wafer, includes forming a groove with a first width from the one side to at least an interface between the semiconductor wafer and the cover layer in the semiconductor wafer, and cutting the cover layer with a second width from a bottom side of the groove. The second width is narrower than the first width.Type: GrantFiled: October 19, 2010Date of Patent: February 7, 2012Assignee: Renesas Electronics CorporationInventor: Kousaku Uoya
-
Patent number: 8110842Abstract: A method for manufacturing a light-emitting diode (LED) module is provided. Plural LED package structures are formed on a substrate first. A space is located between two adjacent LED package structures. A Lens laminated plate is subsequently bonded onto the LED package structures. The lens laminated plate includes plural lenses, and each lens is located right above a LED of each LED package structure. Finally, plural LED modules are formed by cutting the substrate along the space. A LED module structure is also disclosed.Type: GrantFiled: July 12, 2007Date of Patent: February 7, 2012Assignee: Everlight Electronics Co., Ltd.Inventor: Ssu-Yuan Weng
-
Patent number: 8097530Abstract: A method for manufacturing a SiC semiconductor device includes: forming an impurity layer in a SiC layer; and forming an oxide film on the SiC layer. The forming the impurity layer includes: implanting an impurity in the SiC layer; applying a cap layer on the SiC layer; annealing the cap layer to be transformed a carbon layer; annealing the SiC layer to activate the impurity; and removing the carbon layer. The annealing the SiC layer includes: increasing a temperature of the SiC layer from a second temperature to a first temperature within a first time duration; and decreasing the temperature of the SiC layer from the first temperature to the second temperature within a second time duration. The first temperature is equal to or higher than 1800° C., and the second temperature is lower than 1800° C. The first and second time durations are small.Type: GrantFiled: June 10, 2008Date of Patent: January 17, 2012Assignee: DENSO CORPORATIONInventor: Hiroki Nakamura
-
Patent number: 8093073Abstract: The yield of semiconductor devices is to be enhanced. A tray is provided with a plurality of pockets each capable of accommodating a wafer level CSP, and each of the pockets is provided with a base for supporting a plurality of bumps of the wafer level CSP and side walls formed around the base. In the step-to-step carriage in the post-production process of the manufacture of wafer level CSPs and on like occasions, the base supports not the organic film but the plurality of solder bumps. For this reason, it is made possible to prevent the organic film from being flawed or coming off and adhering to the product as foreign matter, and as a result the quality and yield of the wafer level CSPs (semiconductor devices) can be improved.Type: GrantFiled: February 4, 2011Date of Patent: January 10, 2012Assignee: Renesas Electronics CorporationInventor: Noriyuki Takahashi
-
Patent number: 8076216Abstract: A wafer translator is provided with a patterned layer of wafer bonding thermoset plastic and is removably attached with a wafer so as to form a wafer/wafer translator pair. The wafer translator acts as a mechanical support during a thinning process as well as during a wafer dicing operation. The singulated integrated circuits are then removed from the wafer translator. In some embodiments, wafer level testing of the integrated circuits on the wafer is performed subsequent to the wafer thinning process but before the wafer and wafer translator are separated. In other embodiments, wafer level testing of the integrated circuits on the wafer is performed subsequent to the wafer dicing operation but before the diced wafer and wafer translator are separated.Type: GrantFiled: November 12, 2009Date of Patent: December 13, 2011Assignee: Advanced Inquiry Systems, Inc.Inventor: Morgan T. Johnson
-
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures
Patent number: 8076756Abstract: A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.Type: GrantFiled: February 19, 2011Date of Patent: December 13, 2011Assignee: International Business Machines CorporationInventors: Michael W. Lane, Xiao Hu Liu, Thomas M. Shaw, Mukta G. Farooq, Robert Hannon, Ian D. W. Melville -
Patent number: 8062931Abstract: In the preferred embodiments, a method to reduce gate leakage and dispersion of group III-nitride field effect devices covered with a thin in-situ SiN layer is provided. This can be obtained by introducing a second passivation layer on top of the in-situ SiN-layer, in combination with cleaning of the in-situ SiN before gate deposition and before deposition of the second passivation layer.Type: GrantFiled: November 20, 2007Date of Patent: November 22, 2011Assignees: IMEC, Katholieke Universiteit Leuven, K.U. Leuven R&DInventors: Anne Lorenz, Joff Derluyn, Joachim John
-
Patent number: 8058103Abstract: A method for cutting a semiconductor substrate having a front face formed with functional devices together with a die bonding resin layer. A wafer having a front face formed with functional devices is irradiated with laser light while positioning a light-converging point within the wafer with the rear face of the wafer acting as a laser light incident face, so as to form a starting point region for cutting due to a modified region within the wafer along a cutting line. When an expansion film is attached to the rear face by way of a die bonding resin layer after forming the starting point region and then expanded, a fracture can be generated from the starting point region which reaches the front face and rear face, consequently, the wafer and die bonding resin layer can be cut along the cutting line.Type: GrantFiled: October 21, 2009Date of Patent: November 15, 2011Assignee: Hamamatsu Photonics K.K.Inventors: Kenshi Fukumitsu, Fumitsugu Fukuyo, Naoki Uchiyama, Ryuji Sugiura, Kazuhiro Atsumi
-
Patent number: 8058150Abstract: A method for singulating semiconductor wafers is disclosed. A preferred embodiment comprises forming scrub lines on one side of the wafer and filling the scrub lines with a temporary fill material. The wafer is then thinned by removing material from the opposite side of the wafer from the scrub lines, thereby exposing the temporary fill material on the opposite side. The temporary fill material is then removed, and the individual die are removed from the wafer.Type: GrantFiled: July 10, 2008Date of Patent: November 15, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Weng-Jin Wu, Ku-Feng Yang, Jung-Chih Hu, Wen-Chih Chiou, Chen-Hua Yu
-
Patent number: 8053337Abstract: In a method of manufacturing a semiconductor device, a first groove and a second groove each having a width less than that of a scribe line are formed along the scribe line in a first protective film provided below a second protective film which protects element forming regions when a wafer is divided into parts by a laser dicing, and the first groove and the second groove are filled with the second protective film. Then, the laser dicing is performed on a region between the first groove and the second groove along the scribe line from the surface where the second protective film is formed to form a cutting groove that reaches at least a predetermined depth of the multi-layer interconnect.Type: GrantFiled: March 26, 2010Date of Patent: November 8, 2011Assignee: Renesas Electronics CorporationInventor: Takamitsu Noda
-
Patent number: 8039367Abstract: A scribe line structure is disclosed. The scribe line structure includes a semiconductor substrate having a die region, a die seal ring region, disposed outside the die region, a scribe line region disposed outside the die seal ring region and a dicing path formed on the scribe line region. Preferably, the center line of the dicing path is shifted away from the center line of the scribe line region along a first direction.Type: GrantFiled: May 13, 2009Date of Patent: October 18, 2011Assignee: United Microelectronics Corp.Inventor: Ping-Chang Wu
-
Patent number: 8034653Abstract: A method and apparatus for breaking a semiconductor substrate along a predetermined area over which a split groove is formed. The breaking apparatus includes a table for placing a portion of the semiconductor substrate inside the predetermined area and a breaking blade being operable to move downward from a position above the semiconductor substrate placed on the table to thereby compress a portion of the semiconductor substrate outside the predetermined area so that the semiconductor substrate is broken along the split groove. The predetermined area of the semiconductor substrate has at least a neighboring pair of sides intersecting at an angle of less than 180 degrees, and the breaking blade has a projection which, when the semiconductor substrate is broken, compresses a portion of the semiconductor substrate outside the one side so that the one side is compressed ahead of the other side.Type: GrantFiled: December 26, 2007Date of Patent: October 11, 2011Assignee: Sanyo Electric Co., Ltd.Inventor: Hiroyuki Kannou
-
Publication number: 20110237050Abstract: The present invention provides a method which includes sticking a surface protection sheet for dicing onto a surface of a wafer and cutting the sheet together with the wafer to protect the surface of the wafer from being contaminated by deposition of a dust such as swarf and the like, and picking up a chip without causing cracking or chipping in the chip after a dicing step, in the steps of dicing the wafer and then picking up the chip. The method includes: sticking the surface protection sheet for dicing onto the surface of the wafer; cutting the sheet together with the wafer; subsequently giving a stimulus to the surface protection sheet for dicing to peel the end of the chip from the dicing tape; and then picking up the chip.Type: ApplicationFiled: March 21, 2011Publication date: September 29, 2011Applicant: NITTO DENKO CORPORATIONInventors: Toshimasa SUGIMURA, Akinori NISHIO, Kazuyuki KIUCHI
-
Patent number: 8016643Abstract: A method of grinding the rear surface of a wafer having a plurality of dividing lines which are formed in a lattice pattern on the front surface and devices which are formed in a plurality of areas sectioned by the plurality of dividing lines, comprising a protective film forming step for forming a protective film by coating the front surface of the wafer with a liquid resin; a flattening step for scraping the front surface of the protective film formed on the front surface of the wafer to flatten the protective film; and a rear surface grinding step for placing the protective film side of the wafer on the holding surface of a chuck table for holding a wafer and grinding the rear surface of the wafer by a grinding means to a predetermined thickness.Type: GrantFiled: December 18, 2007Date of Patent: September 13, 2011Assignee: Disco CorporationInventor: Kazuma Sekiya
-
Patent number: 8011513Abstract: Semiconductor workpiece carriers and methods for processing semiconductor workpieces are disclosed herein. In one embodiment, a semiconductor workpiece carrier assembly includes (a) a support structure having an opening sized to receive at least a portion of a semiconductor workpiece, and (b) a replaceable carrier positioned at the opening. The replaceable carrier includes a base and an adhesive layer on the base. The base has a surface, and the adhesive layer covers only a section of the surface of the base. The adhesive layer releasably attaches the replaceable carrier to the support structure.Type: GrantFiled: April 30, 2007Date of Patent: September 6, 2011Assignee: Micron Technology, Inc.Inventors: Chee Peng Neo, Hong Hak Teo, Jamilon Bin Sukami
-
Patent number: 8003532Abstract: A method of backside metal process for semiconductor electronic devices, particularly of using an electroless plating for depositing a metal seed layer for the plated backside metal film. The backside of a semiconductor wafer, with electronic devices already fabricated on the front side, is first coated with a thin metal seed layer by electroless plating. Then, the backside metal layer, such as a gold layer or a copper layer, is coated on the metal seed layer. The metal seed layer not only increases the adhesion between the front side metal layer and the backside metal layer through backside via holes, but also prevents metal peeling after subsequent fabrication processes. This is helpful for increasing the reliability of device performances. Suitable materials for the metal seed layer includes Pd, Au, Ni, Ag, Co, Cr, Cu, Pt, or their alloys, such as NiP, NiB, AuSn, Pt—Rh and the likes.Type: GrantFiled: January 15, 2010Date of Patent: August 23, 2011Assignee: Win Semiconductors Corp.Inventors: Chang-Hwang Hua, Wen Chu
-
Patent number: 7985624Abstract: Provided is a method of manufacturing a semiconductor device including: arranging multiple dies planarly between a first lead frame plate and a second lead frame plate, which face each other, to connect the multiple semiconductor chips to each of the first lead frame plate and the second lead frame plate; filling a resin between the first lead frame plate and the second lead frame plate to seal the multiple dies; performing a first dicing on a laminated body including the first lead frame plate, the resin, and the second lead frame plate, between the adjacent dies, to separate at least the first lead frame plate by cutting; applying plating to the laminated body with at least the first lead frame plate being separated by cutting; and performing a second dicing on a remainder of the laminated body between the adjacent dies, to separate the laminated body into individual semiconductor devices.Type: GrantFiled: September 3, 2008Date of Patent: July 26, 2011Assignee: Renesas Electronics CorporationInventor: Yoshiharu Kaneda
-
Publication number: 20110175243Abstract: Disclosed is a method for dicing a semiconductor wafer. The method for dicing a semiconductor wafer prevents a die from being contaminated with silicon dust, generated during the dicing of the wafer, and thus prevents defects in a subsequent wire bonding step, such as defects in bonding wire, contamination of a semiconductor device, etc. The method for dicing a semiconductor wafer comprises the steps of: applying a fluorine-containing polymer coating agent onto one surface of a wafer having a circuit pattern formed thereon to form a polymer coating layer, before dicing the wafer.Type: ApplicationFiled: August 21, 2008Publication date: July 21, 2011Inventors: Kwang-Jae Jo, Kyung-Ho Jang
-
Patent number: 7981727Abstract: Electronic device wafer level scale packages and fabrication methods thereof. A semiconductor wafer with a plurality of electronic devices formed thereon is provided. The semiconductor wafer is bonded with a supporting substrate. The back of the semiconductor substrate is thinned. A first trench is formed by etching the semiconductor exposing an inter-layered dielectric layer. An insulating layer is conformably deposited on the back of the semiconductor substrate. The insulating layer on the bottom of the first trench is removed to create a second trench. The insulating layer and the ILD layer are sequentially removed exposing part of a pair of contact pads. A conductive layer is conformably formed on the back of the semiconductor. After the conductive layer is patterned, the conductive layer and the contact pads construct an S-shaped connection. Next, an exterior connection and terminal contact pads are subsequently formed.Type: GrantFiled: November 28, 2007Date of Patent: July 19, 2011Inventors: Chien-Hung Liu, Sih-Dian Lee
-
Patent number: 7977232Abstract: A semiconductor wafer may include, but is not limited to, the following elements. A semiconductor substrate has a device region and a dicing region. A stack of inter-layer insulators may extend over the device region and the dicing region. Multi-level interconnections may be disposed in the stack of inter-layer insulators. The multi-level interconnections may extend in the device region. An electrode layer may be disposed over the stack of inter-layer insulators. The electrode layer may extend in the device region. The electrode layer may cover the multi-level interconnections. A cracking stopper groove may be disposed in the dicing region. The cracking stopper groove may be positioned outside the device region.Type: GrantFiled: December 2, 2008Date of Patent: July 12, 2011Assignee: Elpida Memory, Inc.Inventor: Toyonori Eto
-
Patent number: 7972904Abstract: A wafer level packaging method is revealed. Firstly, a wafer with a plurality of bumps disposed on a surface is provided. Placing a dielectric tape on a mold plate is followed. Then, the wafer is laminated with the mold plate to make the dielectric tape be compliantly bonded to the surface of the wafer and to make the bumps be embedded in the dielectric tape. After removing the mold plate, flattening the dielectric tape to form a plurality of exposed surfaces of the bumps wherein the exposed surfaces and the flattened surface of the dielectric tape are coplanar. Therefore, the exposed surfaces of the bumps can be regarded as effective alignment points for easy pattern recognition of the wafer level packaged wafers during singulation process.Type: GrantFiled: April 14, 2009Date of Patent: July 5, 2011Assignee: Powertech Technology Inc.Inventor: Wen-Jeng Fan
-
Patent number: 7955955Abstract: A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.Type: GrantFiled: May 10, 2007Date of Patent: June 7, 2011Assignee: International Business Machines CorporationInventors: Michael W. Lane, Xiao Hu Liu, Thomas M. Shaw, Mukta G. Farooq, Robert Hannon, Ian D. W. Melville
-
Patent number: 7943490Abstract: The present invention relates to a method of cutting PCB module using a laser. The method includes steps of: providing a coverlay film, the coverlay film including at least one opening defined therein; attaching the coverlay film onto the PCB module such that the through holes of the PCB module are covered by the coverlay film and the laser cutting area thereof is exposed via the at least one opening; applying a laser beam to the exposed laser cutting area of the PCB module to cut the PCB module; and removing the coverlay film. A high positioning precision of the PCB module and better cutting result can be obtained.Type: GrantFiled: March 19, 2008Date of Patent: May 17, 2011Assignees: FuKui Precision Compenent(Shenzhen) Co., Ltd., Foxconn Advanced Technology Inc.Inventors: Ying Su, Hu-Hai Zhang, Huan-Long Lin
-
Patent number: 7915082Abstract: A method of fabricating a semiconductor device includes depositing a mask of low melting point material on a surface of the semiconductor device; depositing a layer to be structured relative to the mask; and removing the mask of low melting point material.Type: GrantFiled: October 23, 2008Date of Patent: March 29, 2011Assignee: Infineon Technologies AGInventors: Gottfried Beer, Manfred Mengel
-
Patent number: 7915080Abstract: A method for bonding IC die to TSV wafers includes bonding at least one singulated IC die to respective ones of a plurality of IC die on a TSV wafer that includes a top semiconductor surface and TSV precursors including embedded TSV tips to form a die-wafer stack. The die-wafer stack is thinned beginning from the bottom surface of the TSV wafer to form a thinned die-wafer stack. The thinning includes exposing the embedded TSV tips to provide electrical access thereto from the bottom surface of the TSV wafer. The thinned die-wafer stack can be singulated to form a plurality of thinned die stacks.Type: GrantFiled: October 8, 2009Date of Patent: March 29, 2011Assignee: Texas Instruments IncorporatedInventors: Yoshimi Takahashi, Masood Murtuza, Rajiv Dunne, Satyendra Chauhan
-
Patent number: 7915057Abstract: The yield of semiconductor devices is to be enhanced. A tray is provided with a plurality of pockets each capable of accommodating a wafer level CSP, and each of the pockets is provided with a base for supporting a plurality of bumps of the wafer level CSP and side walls formed around the base. In the step-to-step carriage in the post-production process of the manufacture of wafer level CSPs and on like occasions, the base supports not the organic film but the plurality of solder bumps. For this reason, it is made possible to prevent the organic film from being flawed or coming off and adhering to the product as foreign matter, and as a result the quality and yield of the wafer level CSPs (semiconductor devices) can be improved.Type: GrantFiled: May 8, 2008Date of Patent: March 29, 2011Assignee: Renesas Electronics CorporationInventor: Noriyuki Takahashi
-
Patent number: 7901969Abstract: A micro-mirror manufacturing method for dividing a plurality of micro-mirror devices each having at least one mirror, formed on a semiconductor wafer into individual micro-mirror devices can be provided. The manufacturing method comprises a step of depositing an inorganic protection layer on the mirror before separating the micro-mirror devices from the wafer and a step of removing the inorganic protection layer after separating the micro-mirror devices from the wafer.Type: GrantFiled: December 24, 2007Date of Patent: March 8, 2011Assignees: Silicon Quest Kabushiki-Kaisha, Olympus CorporationInventors: Hirotoshi Ichikawa, Fusao Ishii
-
Patent number: 7892950Abstract: A method (20, 104) for processing a panel (26, 128) during semiconductor device (52) fabrication entails forming grooves (72, 142) in a surface (34, 132) of the panel (26, 128) coincident with a dicing pattern (54) for the panel (26, 128). The grooves (72, 142) extend partially through the panel (26, 128) so that the panel (26, 128) remains intact. The grooves (72, 142) relieve stress in the panel (26, 128) to reduce panel (26, 128) warpage, thus enabling the panel (26, 128) to be reliably held on a support structure (88, 98, 138) via vacuum when undergoing further processing, such as solder printing (86). The method (20, 104) further entails, dicing (96, 152) through the panel (26, 128) from the surface (34, 132) in accordance with the dicing pattern (54) while the panel (26, 128) is mounted on the support structure (98, 138) to singularize the semiconductor devices (52).Type: GrantFiled: April 29, 2009Date of Patent: February 22, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Alan J. Magnus, Justin E. Poarch, Jason R. Wright