Forming Buried Region Patents (Class 438/526)
-
Patent number: 6927145Abstract: The invention is a semiconductor device and a method of forming the semiconductor device. The semiconductor device comprises a substrate; buried bitlines formed in the substrate narrower than achievable at a resolution limit of lithography; a doped region formed adjacent at least one of the buried bitlines; a charge trapping layer disposed over the substrate; and a conductive layer disposed over the charge trapping layer, wherein the doped region adjacent the least one of the buried bitlines inhibits a leakage current between the buried bitlines.Type: GrantFiled: February 2, 2004Date of Patent: August 9, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Jean Y. Yang, Mark T. Ramsbey, Jaeyong Park, Tazrien Kamal, Emmanuil H. Lingunis
-
Patent number: 6897103Abstract: An integrated circuit having a high voltage lateral MOS with reduced ON resistance. In one embodiment, the integrated circuit includes a high voltage lateral MOS with an island formed in a substrate, a source, a gate and a first and second drain extension. The island is doped with a low density first conductivity type. The source and drain contact are both doped with a high density second conductivity type. The first drain extension is of the second conductivity type and extends laterally from under the gate past the drain contact. The second drain extension is of the second conductivity type and extends laterally from under the gate toward the source. A portion of the second drain extension overlaps the first drain extension under the gate to form a region of increased doping of the second conductivity type.Type: GrantFiled: February 12, 2003Date of Patent: May 24, 2005Assignee: Intersil Americas Inc.Inventor: James D. Beasom
-
Patent number: 6890838Abstract: A technique for forming a gettering layer in a wafer made using a controlled cleaving process. The gettering layer can be made by implanting using beam line or plasma immersion ion implantaion, or made by forming a film of material such as polysilicon by way of chemical vapor deposition. A controlled cleaving process is used to form the wafer, which is a multilayered silicon on insulator substrate. The gettering layer removes and/or attracts impurities in the wafer, which can be detrimental to the functionality and reliability of an integrated circuit device made on the wafer.Type: GrantFiled: March 26, 2003Date of Patent: May 10, 2005Assignee: Silicon Genesis CorporationInventors: Francois J. Henley, Nathan W. Cheung
-
Patent number: 6884701Abstract: A process for fabricating a semiconductor device having a buried layer comprises the steps of implanting an impurity ion into where the buried layer to be formed in a substrate, providing the substrate inside a reactor furnace, preparing a nonoxidizing atmosphere inside of the reactor furnace, annealing the substrate to activate and diffuse the implanted impurity ion region while increasing inside temperature of the reactor furnace up to a first temperature, and shifting the inside temperature of the reactor furnace from the first temperature to a second temperature in which a epitaxial crystal starts to grow and introducing a epitaxial growth gas into the reactor furnace to grow an epitaxial layer on a surface of the substrate.Type: GrantFiled: December 16, 1998Date of Patent: April 26, 2005Inventor: Hidemi Takasu
-
Patent number: 6885078Abstract: A circuit isolation technique that uses implanted ions in embedded portions of a wafer substrate to lower the resistance of the substrate under circuits formed on the wafer or portions of circuits formed on the wafer to prevent the flow of injected currents across the substrate. The embedded ions provide low resistance regions that allow injected currents from a circuit to flow directly to a ground potential in the same circuit rather than flowing across the substrate to other circuits. High energy implantation processes on the order of 1 MeV to 3 MeVs can be used to implant the ions in embedded regions. Multiple energy levels can be used to provide thick embedded layers either prior to or after application of an epitaxial layer. Various masking materials can be used to mask the isolation regions during the implantation process, including hard masking materials such as silicon dioxide or silicon nitride, poly-silicon or an amorphous silicon layer, and a photoresist layer.Type: GrantFiled: November 9, 2001Date of Patent: April 26, 2005Assignee: LSI Logic CorporationInventors: Donald M. Bartlett, Gayle W. Miller, Randall J. Mason
-
Patent number: 6878583Abstract: A new process integration method is described to form heavily doped p+ source and drain regions in a CMOS device. After defining the p- and n-well regions on a semiconductor substrate, gate silicon dioxide is deposited and nitrided in a nitrogen-containing atmosphere. Poly-silicon is then deposited and the two NMOS and PMOS gates are formed. For the p+ doping of the poly-silicon gate and S/D regions around the PMOS gate, B+ ions are then implanted. Cap dielectric layer comprising silicon dioxide is then deposited, followed by dopant activation with high temperature rapid thermal annealing. The cap dielectric layer is then used as resist protective film; it is removed from those areas of the chip that would require formation of electrical contacts. Silicide electrical contacts are then formed in these areas.Type: GrantFiled: February 5, 2003Date of Patent: April 12, 2005Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Jyh Chyurn Guo
-
Patent number: 6875663Abstract: The present invention provides a method of fabricating a semiconductor device in which deterioration in a transistor characteristic is prevented by preventing a channel stop implantation layer from being formed in an active region. A resist mask is formed so as to have an opening over a region in which a PMOS transistor is formed. Channel stop implantation is performed with energy by which ions pass through a partial isolation oxide film and a peak of an impurity profile is generated in an SOI layer, thereby forming a channel stop layer in the SOI layer under the partial isolation oxide film, that is, an isolation region. An impurity to be implanted here is an N-type impurity. In the case of using phosphorus, its implantation energy is set to, for example, 60 to 120 keV, and the density of the channel stop layer is set to 1×1017 to 1×1019/cm3. At this time, the impurity of channel stop implantation is not stopped in the SOI layer corresponding to the active region.Type: GrantFiled: September 9, 2002Date of Patent: April 5, 2005Assignee: Renesas Technology Corp.Inventors: Toshiaki Iwamatsu, Takashi Ipposhi, Takuji Matsumoto, Shigenobu Maeda
-
Patent number: 6875650Abstract: On the surface of a semiconductor material of a first conductivity type 101a, a lateral MOS transistor 100 is described surrounded by a well 171 of the opposite conductivity type and, nested within the well, an electrical isolation region 102. The semiconductor region 101a embedding this transistor has a resistivity higher than the remainder of the semiconductor material 101 and further contains a buried layer 160 of the opposite conductivity type. This layer 160 extends laterally to the wells 171, thereby electrically isolating the near-surface portion of the semiconductor region from the remainder of the semiconductor material, and enabling the MOS transistor to operate as an electrically isolated high-voltage I/O transistor for circuit noise reduction, while having low drain junction capacitance. In the first embodiment of the invention (FIG.Type: GrantFiled: October 14, 2003Date of Patent: April 5, 2005Assignee: Texas Instruments IncorporatedInventors: Craig T. Salling, Zhiqiang Wu
-
Patent number: 6872609Abstract: A technique for forming at least part of an array of a dual bit memory core is disclosed. A Safier material is utilized in the formation process to reduce the size of buried bitlines in the memory, which is suitable for use in storing data for computers and the like. The smaller (e.g., narrower) bitlines facilitate increased packing densities while maintaining an effective channel length between the bitlines. The separation between the bitlines allows dual bits that are stored above the channel within a charge trapping layer to remain sufficiently separated so as to not interfere with one another. In this manner, one bit can be operated on (e.g., for read, write or erase operations) without substantially or adversely affecting the other bit. Additionally, bit separation is preserved and leakage currents, cross talk, as well as other adverse effects that can result from narrow channels are mitigated, and the memory device is allowed to operate as desired.Type: GrantFiled: January 12, 2004Date of Patent: March 29, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Tazrien Kamal, Weidong Qian, Kouros Ghandehari, Taraneh Jamali-Beh
-
Patent number: 6861320Abstract: The invention provides a method of making silicon-on-insulator SOI substrates with nitride buried insulator layer by implantation of molecular deuterated ammonia ions ND3+, instead of implanting nitrogen ions (N+, or N2+) as is done in prior art nitride SOI processes. The resultant structure, after annealing, has a buried insulator with a defect density which is substantially lower than in prior art nitride SOI. The deuterated nitride SOI substrates allow much better heat dissipation than SOI with a silicon dioxide buried insulator. These substrates can be used for manufacturing of high speed and high power dissipation monolithic integrated circuits.Type: GrantFiled: April 4, 2003Date of Patent: March 1, 2005Assignee: Silicon Wafer Technologies, Inc.Inventor: Alexander Usenko
-
Patent number: 6849526Abstract: A buried bit line and a fabrication method thereof, wherein the device includes a substrate, a shallow doped region disposed in the substrate, a deep doped region disposed in the substrate below a part of the shallow doped region, wherein the shallow doped region and the deep dope region together form a bit line of the memory device.Type: GrantFiled: February 17, 2004Date of Patent: February 1, 2005Assignee: Macronix International Co., Ltd.Inventors: Jiun-Ren Lai, Chun-Yi Yang, Shi-Xian Chen, Gwen Chang
-
Patent number: 6838328Abstract: A plurality of p-wells and n-wells are formed in a front side of a bulk material, and a plurality of n layers and p layers are alternately formed within the bulk material between a back side of the bulk material and the plurality of n-wells and p-wells. The plurality of n layers are electrically isolated from one another and respectively route different potentials to selected ones of the plurality of n-wells, and likewise, the plurality of p layers are electrically isolated from one another and respectively route different potentials to selected ones of the plurality of p-wells.Type: GrantFiled: October 10, 2003Date of Patent: January 4, 2005Assignee: Sun Microsystems, Inc.Inventor: James B. Burr
-
Patent number: 6833592Abstract: Provided with a semiconductor device including: a semiconductor substrate having a first conductivity type; a first well having a second conductivity type formed in a first region in a major surface of the semiconductor substrate; a second well having the first conductivity type formed in a second region in the major surface of the semiconductor substrate; a first MOS transistor having the first conductivity type and a first contact region having the second conductivity type formed in the first well; a second MOS transistor having the second conductivity type and a second contact region having the second conductivity type formed in the second well; a heavily doped region of buried layer having the second conductivity type formed at a portion corresponding to the first contact region in the first well; and a heavily doped region of buried layer having the first conductivity type formed at a portion corresponding to the second contact region in the second well.Type: GrantFiled: September 19, 2001Date of Patent: December 21, 2004Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Joo-Hyong Lee
-
Publication number: 20040253793Abstract: A method is for commercially producing by the SIMOX technique a perfect partial SOI structure avoiding exposure of a buried oxide film through the surface thereof and forming no step between an SOI region and a non-SOI region.Type: ApplicationFiled: June 2, 2004Publication date: December 16, 2004Applicant: Siltronic AGInventors: Tsutomu Sasaki, Seiji Takayama, Atsuki Matsumura
-
Publication number: 20040248390Abstract: The following invention provides a method for forming a layered semiconductor structure having a layer of a first semiconductor material on a substrate of at least one second semiconductor material, comprising the steps of: providing said substrate; burying said layer of said first semiconductor material in said substrate, said buried layer having an upper surface and a lower surface and dividing said substrate into an upper part and a lower part; creating a buried damage layer; which at least partly adjoins and/or partly includes said upper surface of said buried layer; and removing said upper part of said substrate and said buried damage layer for exposing said buried layer. The invention also provides a corresponding layered semiconductor structure.Type: ApplicationFiled: April 9, 2004Publication date: December 9, 2004Inventors: Wilfried Attenberger, Jorg Lindner, Bernard Stritzker
-
Patent number: 6828199Abstract: A MONOS device and method for making the device has a charge trapping dielectric layer, such as an oxide-nitride-oxide (ONO) layer, formed on a substrate. A recess is created through the ONO layer and in the substrate. A metal silicide bit line is formed in the recess and bit line oxide is formed on top of the metal silicide. A word line is formed over the ONO layer and the bit line oxide, and a low resistance silicide is provided on top of the word line. The silicide is formed by laser thermal annealing, for example.Type: GrantFiled: December 20, 2001Date of Patent: December 7, 2004Assignees: Advanced Micro Devices, Ltd., Fujitsu LimitedInventors: Jusuke Ogura, Mark T. Ramsbey, Arvind Halliyal, Zoran Krivokapic, Minh Van Ngo, Nicholas H. Tripisas
-
Patent number: 6818490Abstract: A method of fabricating complementary high-voltage field-effect transistors in a substrate of a first conductivity type includes forming first and second well regions of a second conductivity type in the substrate. A first drain region of the second conductivity type is formed in the first well region, and a first source region is formed in the substrate adjacent the first well region. Second and third drain regions of the first conductivity type are formed in the second well region separated from one another. A second source region of the first conductivity type Is formed In the second well region separated from the second drain region. First and second buried layers are formed within the first and second well regions, respectively, with the second buried layer connected to the second and third drain regions.Type: GrantFiled: August 26, 2003Date of Patent: November 16, 2004Assignee: Power Integrations, Inc.Inventor: Donald Ray Disney
-
Patent number: 6806529Abstract: In an electrically programmable non-volatile memory cell, the first terminal of a high density capacitive structure is electrically connected to a conductive structure to form a floating gate/first electrode, while the second terminal of the capacitive structure is used as a control gate, providing a cell with a high overall capacitive coupling ratio, a relatively small area, and a high voltage tolerance.Type: GrantFiled: January 30, 2003Date of Patent: October 19, 2004Assignee: National Semiconductor CorporationInventors: Peter J. Hopper, Yuri Mirgorodski, Andy Strachan
-
Patent number: 6794251Abstract: A method is provided for forming a power semiconductor device. The method begins by providing a substrate of a first or second conductivity type and then forming a voltage sustaining region on the substrate. The voltage sustaining region is formed by depositing an epitaxial layer of a first conductivity type on the substrate and forming at least one trench in the epitaxial layer. A first layer of polysilicon having a second dopant of the second conductivity type is deposited in the trench. The second dopant is diffused to form a doped epitaxial region adjacent to the trench and in the epitaxial layer. A second layer of polysilicon having a first dopant of the first conductivity type is subsequently deposited in the trench. The first and second dopants respectively located in the second and first layers of polysilicon are interdiffused to achieve electrical compensation in the first and second layers of polysilicon.Type: GrantFiled: April 16, 2003Date of Patent: September 21, 2004Assignee: General Semiconductor, Inc.Inventor: Richard A. Blanchard
-
Publication number: 20040180512Abstract: A bonded semiconductor-on-insulator substrate for an integrated circuit. The bonded semiconductor-on-insulator substrate includes a wafer, a handle wafer and an insulating bond layer. The wafer has a first layer of monocrystalline semiconductor material adjacent a first surface of the wafer. The wafer also has a second layer of undamaged by implantation monocrystalline semiconductor material adjacent a second surface of the wafer. The wafer further has a substantially planar intrinsic gettering zone of substantially pure semiconductor material and active gettering sites positioned between the first and second layers formed by implanting ions of the semiconductor material through the first layer of monocrystalline semiconductor material. The insulating bond layer bonds the handle wafer to the first surface of the wafer.Type: ApplicationFiled: March 29, 2004Publication date: September 16, 2004Applicant: Intersil Americas Inc.Inventors: Jack H. Linn, William H. Speece, Michael G. Shlepr, George V. Rouse
-
Patent number: 6787437Abstract: A high voltage insulated gate field-effect transistor includes an insulated gate field-effect device structure having a source and a drain, the drain being formed with an extended well region having one or more buried layers of opposite conduction type sandwiched therein. The one or more buried layers create an associated plurality of parallel JFET conduction channels in the extended portion of the well region. The parallel JFET conduction channels provide the HVFET with a low on-state resistance.Type: GrantFiled: June 6, 2002Date of Patent: September 7, 2004Assignee: Power Integrations, Inc.Inventors: Vladimir Rumennik, Donald R. Disney, Janardhanan S. Ajit
-
Patent number: 6767810Abstract: An integrated circuit located between isolation trenches at the surface of a semiconductor chip comprising a first well of a first conductivity type having a first resistivity. This first well has a shallow buried region of higher resistivity than the first resistivity, extending between the isolation trenches and created by a compensating doping process. The circuit further comprises a second well of the opposite conductivity type extending to the surface between the isolation trenches, having a contact region and forming a junction with the shallow buried region of the first well, substantially parallel to the surface. Finally, the circuit has a MOS transistor located in the second well, spaced from the contact region, and having source, gate and drain regions at the surface. This space is predetermined to create a small voltage drop in I/O transistors for conditioning signals and power to a pad, or large voltage drops in ESD circuits for protecting the active circuitry connected to a pad.Type: GrantFiled: July 29, 2003Date of Patent: July 27, 2004Assignee: Texas Instruments IncorporatedInventors: Craig T. Salling, Amitava Chatterjee, Youngmin Kim
-
Patent number: 6764909Abstract: Structure and fabrication method of a lateral MOS transistor, positioned on the surface of an integrated circuit fabricated in a semiconductor of a first conductivity type, comprising a source and a drain, each having at the surface a region of the opposite conductivity type extending to the centrally located gate, defining the active area of said transistor; and a semiconductor region within said semiconductor of the first conductivity type, having a resistivity higher than the remainder of the semiconductor, this region extending vertically below the transistor while laterally limited to the area of the transistor such that the resistivity under the gate is different from the resistivity under the source and drain regions.Type: GrantFiled: May 28, 2003Date of Patent: July 20, 2004Assignee: Texas Instruments IncorporatedInventors: Craig T. Salling, Zhiqiang Wu, Che-Jen Hu
-
Patent number: 6756257Abstract: A method and structure for forming patterned SOI regions and bulk regions is described wherein a silicon containing layer over an insulator may have a plurality of selected thickness' and wherein bulk regions may be suitable to form DRAM's and SOI regions may be suitable to form merged logic such as CMOS. Ion implantation of oxygen is used to formed patterned buried oxide layers at selected depths and mask edges may be shaped to form stepped oxide regions from one depth to another. Trenches may be formed through buried oxide end regions to remove high concentrations of dislocations in single crystal silicon containing substrates. The invention overcomes the problem of forming DRAM with a storage capacitor formed with a deep, trench in bulk Si while forming merged logic regions on SOI.Type: GrantFiled: October 11, 2001Date of Patent: June 29, 2004Assignee: International Business Machines CorporationInventors: Bijan Davari, Devendra Kumar Sadana, Ghavam G. Shahidi, Sandip Tiwari
-
Publication number: 20040108566Abstract: An epitaxial layer is formed on a high-resistance semiconductor substrate containing interstitial oxygen at a high concentration, and then a heat treatment is performed to the semiconductor substrate at a high temperature in an oxidizing atmosphere. Accordingly, a stratiform region of SiO2 is formed by deposition at an interface between the epitaxial layer and the semiconductor substrate. As a result, an apparent SOI substrate for an SOI semiconductor device can be manufactured at a low cost.Type: ApplicationFiled: November 20, 2003Publication date: June 10, 2004Inventors: Hiroaki Himi, Noriyuki Iwamori
-
Patent number: 6746936Abstract: The present invention relates to a method for forming an isolation film for semiconductor devices.Type: GrantFiled: July 18, 2003Date of Patent: June 8, 2004Assignee: Hynix Semiconductor Inc.Inventor: Joon Hyeon Lee
-
Patent number: 6746939Abstract: White defects caused by a dark-current of a solid-state imaging device is reduced by effectively bringing out gettering capability of a buried getter sink layer. A buried getter sink layer is formed by introducing to the semiconductor substrate a substance of a second element which is a congener of a first element composing a semiconductor substrate, a crystal growth layer is formed by crystal growing a substance of the first element on a surface of the semiconductor substrate, and a solid-state imaging element is formed inside and on the crystal growth layer at a lower temperature than that in the case of forming an extrinsic getter sink layer by introducing a substance of a third element of a different group from the first element on a back surface of the semiconductor substrate.Type: GrantFiled: May 5, 2003Date of Patent: June 8, 2004Assignee: Sony CorporationInventors: Takayuki Shimozono, Ritsuo Takizawa
-
Semiconductor device formed over a multiple thickness buried oxide layer, and methods of making same
Patent number: 6737332Abstract: The present invention is generally directed to a semiconductor device formed over a multiple thickness buried oxide layer, and various methods of making same. In one illustrative embodiment, the device comprises a bulk substrate, a multiple thickness buried oxide layer formed above the bulk substrate, and an active layer formed above the multiple thickness buried oxide layer, the semiconductor device being formed in the active layer above the multiple thickness buried oxide layer. In some embodiments, the multiple thickness buried oxide layer is comprised of a first section positioned between two second sections, the first section having a thickness that is less than the thickness of the second sections.Type: GrantFiled: March 28, 2002Date of Patent: May 18, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Mark B. Fuselier, Derick J. Wristers, Andy C. Wei -
Publication number: 20040092087Abstract: The invention concerns a method for making a thin layer from a structure, including the following steps:Type: ApplicationFiled: May 30, 2003Publication date: May 13, 2004Inventors: Bernard Aspar, Michel Bruel
-
Patent number: 6730585Abstract: Method of fabricating a lateral, high-voltage, FET having a low on-resistance and a buried conduction layer comprises a P-type buried layer region within an N-well formed in a P-type substrate. The P-type buried layer region is connected to a drain electrode by a first P-type drain diffusion region that is disposed in the N-well region. The P-type buried layer region is also connected to a second P-type drain diffusion region that extends down from the surface at one end of the PMOS gate region. A P-type source diffusion region, which connects to the source electrode, defines the other end of the gate region.Type: GrantFiled: March 20, 2003Date of Patent: May 4, 2004Assignee: Power Integrations, Inc.Inventor: Donald Ray Disney
-
Patent number: 6723586Abstract: A thyristor includes a semiconductor body having an anode-side base zone of a first conductance type, and having a cathode-side base zone of the second, opposite conductance type, and has cathode-side and anode-side emitter zones. An anode-side defect zone is included within the anode-side base zone, in which the free charge carriers have a reduced life, with a predetermined thickness of at least 20 &mgr;m. The defect zone may be produced by anode-side irradiation of predetermined regions of the semiconductor body with charged particles, and with heat treatment of the semiconductor body in order to stabilize the defect zone.Type: GrantFiled: April 1, 2002Date of Patent: April 20, 2004Assignee: Siemens AktiengesellschaftInventors: Franz Josef Niedernostheide, Hans-Joachim Schulze
-
Patent number: 6709913Abstract: A method of adjusting the threshold voltage in an ultra-thin SOI MOS transistor includes preparing a SOI substrate; thinning the SOI top silicon film to a thickness of between about 10 nm and 50 nm; forming an absorption layer on the top silicon film; and implanting ions into the top silicon film through the absorption layer.Type: GrantFiled: September 4, 2001Date of Patent: March 23, 2004Assignee: Sharp Laboratories of America, Inc.Inventor: Sheng Teng Hsu
-
Patent number: 6706611Abstract: A substrate is provided, and a dielectric layer is formed, thereon. Then a photoresist layer is formed on the dielectric layer and defined a predetermined region for ion implantation. Next, a dense region of dielectric layer is formed by retrograde implantation with photoresist layer as an ion implanted mask, wherein the dense region is a predetermined region for trench. A hard mask layer is formed on the dielectric layer after the photoresist layer is removed. Afterward forming and defining another photoresist layer on the hard mask layer to expose a partial surface of the hard mask layer as a trench region, wherein the partial surface of the hard mask layer comprises the dense region. Subsequently, an etching process is performed by means of the photoresist layer as the etched mask to etch through the hard mask layer and the dielectric layer until the substrate surface is exposed for patterning the dual damascene.Type: GrantFiled: December 6, 2000Date of Patent: March 16, 2004Assignee: Macronix International Co., Ltd.Inventor: Pei-Ren Jeng
-
Patent number: 6703187Abstract: An improved method for forming a self-aligned twin well structure for use in a CMOS semiconductor device including providing a substrate for forming a twin well structure therein; forming an implant masking layer over the substrate to include a process surface said masking layer patterned to expose a first portion of the process surface for implanting ions; subjecting the first portion of the process surface to a first ion implantation process to form a first doped region included in the substrate; forming an implant blocking layer including a material that is selectively etchable to the implant masking layer over the first portion of the process surface; removing the implant masking layer to expose a second portion of the process surface; and, subjecting the second portion of the process surface to a second ion implantation process to form a second doped region disposed adjacent to the first doped region.Type: GrantFiled: January 9, 2002Date of Patent: March 9, 2004Assignee: Taiwan Semiconductor Manufacturing Co. LtdInventors: Yi-Ming Sheu, Fu-Liang Yang
-
Patent number: 6689672Abstract: A method of forming separate buried layers close to one another in a semiconductor component. This method includes the steps of forming, by implantation, doped areas in a semiconductor substrate; performing an anneal just sufficient to eliminate crystal defects resulting from the implantation; depositing an epitaxial layer; digging trenches delimiting each implanted region; and annealing the buried layers, the lateral diffusion of which is blocked by said trenches, said trenches being deeper than the downward extension of the diffusions resulting from said implantations.Type: GrantFiled: April 10, 2001Date of Patent: February 10, 2004Assignee: STMicroelectronics S.A.Inventors: Yvon Gris, Thierry Schwartzmann
-
Patent number: 6686244Abstract: A method is provided for forming a power semiconductor device. The method begins by providing a substrate of a first conductivity type and forming a voltage sustaining region on the substrate. The voltage sustaining region is formed in the following manner. First, an epitaxial layer is deposited on the substrate. The epitaxial layer has a first or a second conductivity type. Next, at least one terraced trench is formed in the epitaxial layer. The terraced trench has a trench bottom and a plurality of portions that differ in width to define at least one annular ledge therebetween. A barrier material is deposited along the walls and bottom of the trench. A dopant of a conductivity type opposite to the conductivity type of the epitaxial layer is implanted through the barrier material lining the annular ledge and at the trench bottom and into adjacent portions of the epitaxial layer to respectively form at least one annular doped region and another doped region.Type: GrantFiled: March 21, 2002Date of Patent: February 3, 2004Assignee: General Semiconductor, Inc.Inventor: Richard A. Blanchard
-
Patent number: 6680243Abstract: A method for forming shallow junctions in a substrate. The substrate is masked with a first mask to selectively cover first portions of the substrate and selectively expose second portions of the substrate. A first dopant is implanted substantially within a first depth zone through the second portions of the substrate. The first depth zone extends from a first depth to a second depth, and the first depth is shallower than the second depth. The substrate is annealed for a first time to form a noncontiguous buried insulating layer substantially within the first depth zone in the second portions of the substrate. The substrate is masked with a second mask to selectively cover third portions of the substrate and selectively expose fourth portions of the substrate. The fourth portions of the substrate at least partially overlap the second portions of the substrate. A second dopant is implanted substantially within a second depth zone through the fourth portions of the substrate.Type: GrantFiled: June 29, 2001Date of Patent: January 20, 2004Assignee: LSI Logic CorporationInventors: Arvind Kamath, Rajiv L. Patel
-
Patent number: 6670260Abstract: A thin filmed fully-depleted silicon-on-insulator (SOI) metal oxide semiconductor field defect transistor (MOSFET) utilizes a local insulation structure. The local insulative structure includes a buried silicon dioxide region under the channel region. The MOSFET body thickness is very small and yet silicon available outside of the channel region and buried silicon dioxide region is available for sufficient depths of silicide in the source and drain regions. The buried silicon dioxide region can be formed by a trench isolation technique or a LOCOS technique.Type: GrantFiled: May 24, 2000Date of Patent: December 30, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Ming-Ren Lin, Shekhar Pramanick
-
Patent number: 6656815Abstract: A method of forming a BiCMOS device having a deep subcollector region and self-aligned alignment marks is provided. The inventive method includes the steps of: (a) lithographically forming a first patterned layer comprising a thick dielectric material on a surface of a material stack formed on a semiconductor substrate, the first patterned layer including at least one opening therein and the semiconductor substrate having at least an alignment area; (b) performing a high-energy/high-dose implant through the at least one opening and the material stack so as to form at least one deep subcollector region in the semiconductor substrate; (c) lithographically forming a second patterned layer (photoresist or dielectric) predominately outside the first patterned layer in the alignment area; and (d) etching through the material stack to form alignment marks in the underlying semiconductor substrate using the first patterned layer as an alignment mark mask.Type: GrantFiled: April 4, 2001Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Louis D. Lanzerotti, John C. Malinowski
-
Patent number: 6613974Abstract: P-type and n-type regions are defined in the first surface of a substrate upon which is formed an epitaxial layer of preferably Si—Ge material, preferably capped by Si material. During epitaxy formation, dopant in the defined regions diffuses down to form p-type and n-type junctions in the Si material, and diffuses up to form p-type and n-type junctions in the Si—Ge epitaxial material. Si junctions are buried beneath the surface and are surface recombination velocity effects are reduced. Photon energy striking the second substrate surface generates electron-hole pairs that experience the high bandgap of the Si materials and the low bandgap of the Si—Ge epitaxy. The tandem structure absorbs photon energy from about 0.6 eV to about 3.5 eV and exhibits high conversion efficiency.Type: GrantFiled: December 21, 2001Date of Patent: September 2, 2003Assignee: Micrel, IncorporatedInventor: John Durbin Husher
-
Patent number: 6610586Abstract: A method for fabricating an NROM is described. A stacked nitride layer is formed on a substrate and then patterned to expose a portion of the substrate. An implantation is performed to form a buried bit line in the exposed substrate, and then an oxide layer is formed on the buried bit line by using wet oxidation. Thereafter, a gate oxide layer is formed in the periphery circuit region by using dry oxidation. A patterned polycide layer is formed on the substrate covering the stacked nitride layer and then patterned into a word line of the NROM cell and a gate of a periphery device.Type: GrantFiled: September 4, 2002Date of Patent: August 26, 2003Assignee: MACRONIX International Co., Ltd.Inventor: Chen-Chin Liu
-
Patent number: 6599817Abstract: The invention includes an array of devices and a charge pump supported by a semiconductive material substrate. A damage region is under the array, and extends less than or equal to 50% of a distance between the array and the charge pump. The invention also includes a method in which a mask is formed over a monocrystalline silicon substrate. A neutral-conductivity-type dopant is implanted through an opening in the mask and into a section of the substrate to produce a damage region. A first boundary extends around the damage region. The masking layer is removed, and epitaxial silicon is formed over the substrate. An array of devices is formed to be supported by the epitaxial silicon. The array is bounded by a second boundary. The first boundary extends less than or equal to 100 microns beyond the second boundary.Type: GrantFiled: April 26, 2002Date of Patent: July 29, 2003Assignee: Micron Technology, Inc.Inventor: Fernando Gonzalez
-
Patent number: 6596568Abstract: Thin film transistors and methods of fabricating thin film transistors having low OFF state leakage current. The OFF state leakage current reduction is achieved by using doping implantation energies such that the average penetration depth of the doping impurity into the semiconductor, the projected range Rp, is located below the surface of the semiconductor layer, and such that the concentration of impurities remaining at the surface of the semiconductor layer is relatively small.Type: GrantFiled: October 30, 2000Date of Patent: July 22, 2003Assignee: LG.Philips LCD Co., Ltd.Inventors: Joon-Young Yang, Ju-Cheon Yeo
-
Patent number: 6593205Abstract: A method of fabricating a silicon-on-insulator (SOI) substrate including at least one patterned buried oxide region having well defined edges is provided. The method includes a step of implanting first ions into a surface of a Si-containing substrate so as to form an implant region of the first ions in the Si-containing substrate. Following the first implant step, a selective implant process is employed wherein second ions that are insoluble in SiO2 are incorporated into portions of the Si-containing substrate. The second ions employed in the selective implant step are capable of preventing the implant region of first ions from forming an oxide region during a subsequent annealing step. An annealing step is then performed which causes formation of a buried oxide region in the implant region of first ions that does not include the second ions.Type: GrantFiled: February 21, 2002Date of Patent: July 15, 2003Assignee: International Business Machines CorporationInventors: Tze-chiang Chen, Devendra K. Sadana
-
Publication number: 20030124783Abstract: A system for fabricating an integrated circuit having a gate is disclosed, in which high-density material (20) is deposited on a substrate (10) at or about a gate (30) and the adjacent lightly doped drain is implanted using high implantation energy through the high density material to create a shallow drain (50).Type: ApplicationFiled: December 13, 2002Publication date: July 3, 2003Inventors: Antonio L. P. Rotondaro, James J. Chambers
-
Patent number: 6586303Abstract: A patterned photoresist layer is coated onto a semiconductor substrate. Then a doped region is formed in the semiconductor substrate not covered by the patterned photoresist layer. In addition, a semiconductor process is performed to trim the patterned photoresist layer, and a lightly doped drain (LDD) region is formed in the region of the semiconductor substrate next to the doped region. The doped region and the LDD region constitute the buried bit lines of the mask ROM. Finally, the photoresist layer is stripped.Type: GrantFiled: December 5, 2001Date of Patent: July 1, 2003Assignee: United Microelectronics Corp.Inventor: Yi-Ting Wu
-
Publication number: 20030109117Abstract: A resist pattern is formed on a silicon oxide film. This resist pattern is formed in such a shape to expose only portions necessary for electrical insulation between bit lines adjacent to each other. In other words, here, these portions are a connection hole forming region in which a contact hole of the bit line is formed and a connection hole forming region in which a contact hole of a word line is formed. Using this resist pattern as a mask, an insulation region is formed by full anisotropic etching of the silicon oxide film. Siliciding is performed in this state and silicide is formed on a surface of the bit line exposed to the connection hole forming region and a surface of a source/drain in an active region of a peripheral circuit.Type: ApplicationFiled: March 22, 2002Publication date: June 12, 2003Applicant: Fujitsu LimitedInventors: Koji Takahashi, Tetsuo Yoshimura
-
Publication number: 20030094654Abstract: Methods and semiconductor structures are provided for implementing buried dual rail power distribution and integrated decoupling capacitance for silicon on insulator (SOI) devices. A bulk silicon substrate layer is provided that defines one power distribution rail. A high energy deep oxygen implant is performed to create a deep buried oxide layer and a first intermediate silicon layer. The deep buried oxide layer is disposed between the bulk silicon substrate layer and the first intermediate silicon layer. The first intermediate silicon layer defines another power distribution rail. A lower energy oxygen implant is performed to create a shallow buried oxide layer and a second intermediate silicon layer The shallow buried oxide layer is disposed between the first intermediate silicon layer and the second intermediate silicon layer. A connection to the bulk silicon substrate layer is formed without making electrical connection to the intermediate silicon layers.Type: ApplicationFiled: August 9, 2002Publication date: May 22, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Todd Alan Christensen, John Edward Sheets
-
Patent number: 6552259Abstract: In this bypass-function added solar cell, a plurality of island-like p+ regions, which is third regions, are formed at a boundary between a p-type region and an n-type region layer constituting a substrate so that the p+ regions project into the region and the region and are separated away from the surface of the substrate. Therefore, in this solar cell, unlike prior art counterparts, the insulating film for isolating the p+ regions and the n electrodes constituting the np+ diode from one another is no longer necessary, thus allowing a reduction in manufacturing cost. As a result, a bypass-function added solar cell with a bypass-diode function added thereto can be provided with low cost and by simple process.Type: GrantFiled: October 18, 2000Date of Patent: April 22, 2003Assignee: Sharp Kabushiki KaishaInventors: Shigeyuki Hosomi, Tadashi Hisamatsu
-
Patent number: 6548382Abstract: A technique for forming a gettering layer in a wafer made using a controlled cleaving process. The gettering layer can be made by implanting using beam line or plasma immersion ion implantation, or made by forming a film of material such as polysilicon by way of chemical vapor deposition. A controlled cleaving process is used to form the wafer, which is a multilayered silicon on insulator substrate. The gettering layer removes and/or attracts impurities in the wafer, which can be detrimental to the functionality and reliability of an integrated circuit device made on the wafer.Type: GrantFiled: August 4, 2000Date of Patent: April 15, 2003Assignee: Silicon Genesis CorporationInventors: Francois J. Henley, Nathan W. Cheung