Recessed Into Semiconductor Substrate Patents (Class 438/589)
-
Patent number: 12219753Abstract: A semiconductor memory device includes a substrate including an element separation film and an active region defined by the element separation film, a bit line structure on the substrate, a trench in the element separation film and the active region, the trench on at least one side of the bit line structure and including a first portion in the element separation film and a second portion in the active region, a bottom face of the first portion placed above a bottom face of the second portion, a single crystal storage contact filling the trench, and an information storage element electrically connected to the single crystal storage contact.Type: GrantFiled: December 13, 2023Date of Patent: February 4, 2025Assignee: Samsung Electronics Co., Ltd.Inventors: Jin Won Ma, Ja Min Koo, Dae Young Moon, Kyu Wan Kim, Bong Hyun Kim, Young Seok Kim
-
Patent number: 12144166Abstract: A method for manufacturing a semiconductor structure includes: a substrate is provided, and Shallow Trench Isolation (STI) structures are formed in the substrate, the STI structures isolating a plurality of Active Areas (AAs) spaced in the substrate; word line trenches are formed in the substrate; an etch protection layer is formed on a surface of the first protruding structure; the STI structure is partially removed to form a second protruding structure based on the first protruding structure; the lower portion of the second protruding structure is etched to make a width of the lower portion of the second protruding structure smaller than a width of an upper portion of the second protruding structure; and a word line structure is formed in the word line trench.Type: GrantFiled: August 14, 2021Date of Patent: November 12, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Cheng-Hung Hsu
-
Patent number: 12074165Abstract: A method of forming a power rail to semiconductor devices comprising removing a portion of the gate structure forming a gate cut trench separating a first active region of fin structures from a second active region of fin structures. A conformal etch stop layer is formed in the gate cut trench. A fill material is formed on the conformal etch stop layer filling at least a portion of the gate cut trench. The fill material has a composition that is etched selectively to the conformal etch stop layer. A power rail is formed in the gate cut trench. The conformal etch stop layer obstructs lateral etching during forming the power rail to substantially eliminate power rail to gate structure shorting.Type: GrantFiled: August 7, 2023Date of Patent: August 27, 2024Assignee: Tessera LLCInventors: Marc A. Bergendahl, Andrew M. Greene, Rajasekhar Venigalla
-
Patent number: 12075613Abstract: A method for fabricating buried word line of a dynamic random access memory (DRAM) includes the steps of: forming a trench in a substrate; forming a first conductive layer in the trench; forming a second conductive layer on the first conductive layer, in which the second conductive layer above the substrate and the second conductive layer below the substrate comprise different thickness; and forming a third conductive layer on the second conductive layer to fill the trench.Type: GrantFiled: January 6, 2022Date of Patent: August 27, 2024Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Pin-Hong Chen, Yi-Wei Chen, Tzu-Chieh Chen, Chih-Chieh Tsai, Chia-Chen Wu, Kai-Jiun Chang, Yi-An Huang, Tsun-Min Cheng
-
Patent number: 12046518Abstract: The present application discloses a method for manufacturing a fin field effect transistor, comprising: step 1: forming fins; step 2, forming first gate structures; and step 3, forming source and drain areas, comprising: step 31: forming a second hard mask layer; step 32: opening a formation area of FinFET, and performing the first time etching on the second hard mask layer; step 33: performing the second time etching to form first grooves in the fins, wherein the second time etching vertically and horizontally etches the isolation dielectric layer, when the second groove is formed next to the exposed surfaces of the isolation dielectric layer, the exposed surfaces of the fins and the first polysilicon gate, as the result, the second groove forms a bridge path; step 34: forming a sacrificial sidewall to fully fill the bridge path; and step 35: filling the first groove with an epitaxial layer.Type: GrantFiled: March 11, 2022Date of Patent: July 23, 2024Assignee: Shanghai Huali Integrated Circuit CorporationInventor: Yong Li
-
Patent number: 11967622Abstract: Embodiments provide a dielectric inter block disposed in a metallic region of a conductive line or source/drain contact. A first and second conductive structure over the metallic region may extend into the metallic region on either side of the inter block. The inter block can prevent etchant or cleaning solution from contacting an interface between the first conductive structure and the metallic region.Type: GrantFiled: September 3, 2021Date of Patent: April 23, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Te-Chih Hsiung, Jyun-De Wu, Yi-Chen Wang, Yi-Chun Chang, Yuan-Tien Tu
-
Patent number: 11929411Abstract: A method of forming a recessed access device comprises forming a trench in semiconductor material. Sidewalls and a bottom of the trench are lined with low-k gate-insulator material. The low-k gate-insulator material is characterized by its dielectric constant k being no greater than 4.0. Sacrificial material is formed in a bottom portion of the trench over the low-k gate-insulator material and over the trench bottom. A high-k gate-insulator material is formed in an upper portion of the trench above the sacrificial material and laterally-inward of the low-k gate-insulator material that is in the upper portion of the trench. The high-k gate-insulator material is characterized by its dielectric constant k being greater than 4.0. The sacrificial material is replaced with a conductive gate that has its top above a bottom of the high-k gate-insulator material. A pair of source/drain regions is formed in upper portions of the semiconductor material on opposing lateral sides of the trench.Type: GrantFiled: August 25, 2021Date of Patent: March 12, 2024Assignee: Micron Technology, Inc.Inventors: Sau Ha Cheung, Soichi Sugiura, Jaydip Guha, Anthony Kanago, Richard Beeler
-
Patent number: 11776957Abstract: A method of forming a power rail to semiconductor devices comprising removing a portion of the gate structure forming a gate cut trench separating a first active region of fin structures from a second active region of fin structures. A conformal etch stop layer is formed in the gate cut trench. A fill material is formed on the conformal etch stop layer filling at least a portion of the gate cut trench. The fill material has a composition that is etched selectively to the conformal etch stop layer. A power rail is formed in the gate cut trench. The conformal etch stop layer obstructs lateral etching during forming the power rail to substantially eliminate power rail to gate structure shorting.Type: GrantFiled: December 7, 2022Date of Patent: October 3, 2023Assignee: TESSERA LLCInventors: Marc A. Bergendahl, Andrew M. Greene, Rajasekhar Venigalla
-
Patent number: 11742427Abstract: The present disclosure provides a semiconductor device. The semiconductor device includes a substrate, having a plurality of fins on a surface of the substrate; a gate structure across the plurality of fins. The gate structure is located on a portion of a top surface and sidewall surfaces of the plurality of fins. The gate structure includes a first region and a second region on the first region. A bottom boundary of the second region is higher than the top surface of the plurality of fins. A size of the first region in an extending direction of the plurality of fins is smaller than a size of the second region in the extending direction of the plurality of fins.Type: GrantFiled: February 22, 2022Date of Patent: August 29, 2023Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Haiyang Zhang, Bo Su
-
Patent number: 11705511Abstract: Structures, devices and methods are provided for forming an interface protection layer (204) adjacent to a fully or partially recessed gate structure (202) of a group III nitride, a metal-insulator-semiconductor high-electron-mobility transistor (MIS-HEMT) device or a metal-insulator-semiconductor field-effect transistor (MIS-FET) device, and forming agate dielectric (114) disposed the interface protection layer (204).Type: GrantFiled: August 16, 2017Date of Patent: July 18, 2023Assignee: THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Jing Chen, Mengyuan Hua
-
Patent number: 11699740Abstract: Embodiments utilize an electro-chemical process to deposit a metal gate electrode in a gate opening in a gate replacement process for a nanosheet FinFET device. Accelerators and suppressors may be used to achieve a bottom-up deposition for a fill material of the metal gate electrode.Type: GrantFiled: March 2, 2021Date of Patent: July 11, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hsin-Yi Lee, Chi On Chui
-
Patent number: 11678481Abstract: Methods of improving adhesion between a photoresist and conductive or insulating structures. The method comprises forming a slot through at least a portion of alternating conductive structures and insulating structures on a substrate. Portions of the conductive structures or of the insulating structures are removed to form recesses in the conductive structures or in the insulating structures. A photoresist is formed over the alternating conductive structures and insulating structures and within the slot. Methods of improving adhesion between a photoresist and a spin-on dielectric material are also disclosed, as well as methods of forming a staircase structure.Type: GrantFiled: February 11, 2021Date of Patent: June 13, 2023Assignee: Micron Technology, Inc.Inventors: Rohit Kothari, Jason C. McFarland, Jason Reece, David A. Kewley, Adam L. Olson
-
Patent number: 11631686Abstract: A three-dimensional memory device includes an alternating stack of insulating layers and electrically conductive layers, memory opening fill structures extending through the alternating stack, where each of the memory opening fill structures includes a vertical semiconductor channel, a tunneling dielectric layer, and a vertical stack of memory elements located at levels of the electrically conductive layers between a respective vertically neighboring pair of the insulating layers. Each of the memory elements is located at a level of a respective one of the electrically conductive layers between the respective vertically neighboring pair of the insulating layers. Each of the memory elements includes a first memory material portion, and a second memory material portion that is vertically spaced from the first memory material portion. The second memory material portion has a different material composition from the first memory material portion.Type: GrantFiled: June 18, 2021Date of Patent: April 18, 2023Assignee: SANDISK TECHNOLOGIES LLCInventors: Ramy Nashed Bassely Said, Yanli Zhang, Jiahui Yuan, Raghuveer S. Makala, Senaka Kanakamedala
-
Patent number: 11587940Abstract: Disclosed is a three-dimensional semiconductor memory device comprising a peripheral circuit structure on a first substrate, a second substrate on the peripheral circuit structure, first to fourth stack structures spaced apart in a first direction on the second substrate, first and second support connectors between the second and third stack structures, third and fourth support connectors between the third and fourth stack structures, and a through dielectric pattern penetrating the first stack structure and the second substrate. A first distance between the first and second support connectors is different from a second distance between the third and fourth support connectors.Type: GrantFiled: May 15, 2019Date of Patent: February 21, 2023Inventors: Seokcheon Baek, Geunwon Lim, Jaehoon Shin, Myungkeun Lee
-
Patent number: 11489056Abstract: The present disclosure describes a semiconductor device that includes a substrate and a first transistor on the substrate. The first transistor includes a first gate structure and the first gate structure includes a gate dielectric layer and a first work function layer on the gate dielectric layer. The first gate structure also includes a capping layer on the first work function layer. The semiconductor device also includes a second transistor on the substrate, in which the second transistor includes a second gate structure. The second gate structure includes the gate dielectric layer and a second work function layer on the gate dielectric layer. The second gate structure also includes the first work function layer on the second work function layer and the silicon capping layer on the first work function layer.Type: GrantFiled: February 10, 2020Date of Patent: November 1, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Liang Cheng, Peng-Soon Lim, Ziwei Fang, Huang-Lin Chao
-
Patent number: 11482536Abstract: An electronic device comprising lower and upper decks adjacent to a source. The lower and upper decks comprise tiers of alternating conductive materials and dielectric materials. Memory pillars in the lower and upper decks are configured to be operably coupled to the source. The memory pillars comprise contact plugs in the upper deck, cell films in the lower and upper decks, and fill materials in the lower and upper decks. The cell films in the upper deck are adjacent to the contact plugs and the fill materials in the upper deck are adjacent to the contact plugs. Dummy pillars are in a central region of the lower deck and the upper deck. The dummy pillars comprise an oxide material in the upper deck, the oxide material contacting the contact plugs and the fill materials. Additional electronic devices and related systems and methods are also disclosed.Type: GrantFiled: July 23, 2020Date of Patent: October 25, 2022Assignee: Micron Technology, Inc.Inventors: S M Istiaque Hossain, Tom J. John, Darwin A. Clampitt, Anilkumar Chandolu, Prakash Rau Mokhna Rau, Christopher J. Larsen, Kye Hyun Baek
-
Patent number: 11476121Abstract: A method provides a gate structure for a plurality of components of a semiconductor device. A silicate layer is provided. In one aspect, the silicate layer is provided on a channel of a CMOS device. A high dielectric constant layer is provided on the silicate layer. The method also includes providing a work function metal layer on the high dielectric constant layer. A low temperature anneal is performed after the high dielectric constant layer is provided. A contact metal layer is provided on the work function metal layer.Type: GrantFiled: August 26, 2019Date of Patent: October 18, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Wei-E Wang, Mark S. Rodder, Borna J. Obradovic
-
Patent number: 11462554Abstract: A semiconductor memory device is disclosed. The device includes a peripheral circuit structure on a substrate, a semiconductor layer on the peripheral circuit structure, an electrode structure on the semiconductor layer, the electrode structure including electrodes stacked on the semiconductor layer, a vertical channel structure penetrating the electrode structure and being connected to the semiconductor layer, a separation structure penetrating the electrode structure, extending in a first direction, and horizontally dividing the electrode of the electrode structure into a pair of electrodes, an interlayered insulating layer covering the electrode structure, and a through contact penetrating the interlayered insulating layer and being electrically connected to the peripheral circuit structure.Type: GrantFiled: April 24, 2020Date of Patent: October 4, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Hoon Son, Jae Hoon Kim, Kwang-ho Park, Hyunji Song, Gyeonghee Lee, Seungjae Jung
-
Patent number: 11264484Abstract: A structure and a formation method of a semiconductor device are provided. The semiconductor device includes a semiconductor substrate and a first gate electrode over the semiconductor substrate. The semiconductor device also includes a first gate dielectric layer between the first gate electrode and the semiconductor substrate. The semiconductor device further includes a second gate electrode over the semiconductor substrate. The second gate electrode has an upper portion and a lower portion between the upper portion and the semiconductor substrate, and the upper portion is wider than the lower portion. In addition, the semiconductor device includes a second gate dielectric layer between the second gate electrode and the semiconductor substrate.Type: GrantFiled: October 12, 2020Date of Patent: March 1, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Che-Cheng Chang, Sheng-Chi Shih, Yi-Jen Chen
-
Patent number: 11257668Abstract: The present disclosure provides a method for manufacturing a semiconductor structure. The method includes: providing a substrate includes a first region and a second region; forming a first polycrystalline silicon layer on the substrate, wherein the first polycrystalline silicon layer covers the first region and the second region; forming a stacked structure on the first polycrystalline silicon layer; forming a protective layer on the stacked structure; forming a patterned photoresist layer on the protective layer, wherein the patterned photoresist layer exposes the protective layer in the second region; removing the protective layer and the stacked structure in the second region to expose the first polycrystalline silicon layer in the second region; removing the patterned photoresist layer; and forming a second polycrystalline silicon layer on the protective layer in the first region and the first polycrystalline silicon layer in the second region.Type: GrantFiled: July 1, 2020Date of Patent: February 22, 2022Assignee: Nexchip Semiconductor Co., LTDInventors: Yongbo Feng, Hongbo Zhu, Houyou Wang, Mingyang Tsai
-
Patent number: 11239364Abstract: The present disclosure discloses a semiconductor device, which comprises: an embedded gate structure with a bottom embedded in a semiconductor substrate; a channel region formed below the bottom surface of the embedded gate structure; a source region and a drain region formed on the two sides of the embedded gate structure; an embedded epitaxial layer formed in the source region or the drain region, the bottom surface of the embedded gate structure being in flush with the maximum stress position of the embedded epitaxial layer. The present disclosure further discloses a method for manufacturing a semiconductor device. The present disclosure can enable the channel region to be located in the maximum stress region of the embedded epitaxial layer, thereby improving the mobility of channel carriers to the utmost extent and improving the conduction current of the device.Type: GrantFiled: June 2, 2020Date of Patent: February 1, 2022Assignee: Shanghai Huali Integrated Circuit CorporationInventors: Jun Tan, Qiuming Huang, Qiang Yan
-
Patent number: 11183508Abstract: Aspects of the disclosure provide a semiconductor device and a method to manufacture the semiconductor device. The semiconductor device includes a string of transistors stacked in a vertical direction over a substrate of the semiconductor device having a channel structure extending in the vertical direction. The string of transistors includes first, second, and third substrings of transistors that are arranged along first, second, and third portions of the channel structure, respectively. Gate structures of transistors in the first, second, and third substring are separated by respective first, second, and third insulating layers and the second insulating layers have a higher etch rate than that of the third insulating layers.Type: GrantFiled: November 20, 2019Date of Patent: November 23, 2021Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Qiguang Wang, Gonglian Wu
-
Patent number: 11171237Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to middle of line gate structures and methods of manufacture. The structure includes: a plurality of adjacent gate structures; a bridged gate structure composed of a plurality of the adjacent gate structures; source and drain regions adjacent to the bridged gate structure and comprising source and drain metallization features; and contacts to the bridged gate structure and the source and drain metallization features.Type: GrantFiled: April 17, 2019Date of Patent: November 9, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Yanping Shen, Halting Wang, Hui Zang, Jiehui Shu
-
Patent number: 11056503Abstract: A semiconductor memory device includes a dummy stack structure having a first stack structure and a second stack structure formed on the first stack structure. The semiconductor memory device also includes a cell stack structure surrounding the dummy stack structure. The semiconductor memory device further includes a vertical barrier disposed at a boundary between the cell stack structure and the dummy stack structure, the vertical barrier including a first part formed on a sidewall of the first stack structure and a second part formed on a sidewall of the second stack structure. A sectional area of the first part of the vertical barrier is greater than a sectional area of the second part of the vertical barrier at a height at which a boundary between the first stack structure and the second stack structure is disposed.Type: GrantFiled: September 24, 2019Date of Patent: July 6, 2021Assignee: SK hynix Inc.Inventor: Jae Taek Kim
-
Patent number: 11018155Abstract: A method of forming a vertical string of memory cells comprises forming a lower stack comprising first alternating tiers comprising vertically-alternating control gate material and insulating material. An upper stack is formed over the lower stack, and comprises second alternating tiers comprising vertically-alternating control gate material and insulating material having an upper opening extending elevationally through multiple of the second alternating tiers. The lower stack comprises a lower opening extending elevationally through multiple of the first alternating tiers and that is occluded by occluding material. At least a portion of the upper opening is elevationally over the occluded lower opening. The occluding material that occludes the lower opening is removed to form an interconnected opening comprising the unoccluded lower opening and the upper opening.Type: GrantFiled: March 9, 2020Date of Patent: May 25, 2021Assignee: Micron Technology, Inc.Inventors: Hongbin Zhu, Charles H. Dennison, Gordon A. Haller, Merri L. Carlson, John D. Hopkins, Jia Hui Ng, Jie Sun
-
Patent number: 10957702Abstract: According to an embodiment, a semiconductor memory device includes: a first stacked body including a first semiconductor layer, a first memory film, a second semiconductor layer and a first insulating layer; a joining member provided on the first semiconductor layer, the second semiconductor layer, and the first insulating layer; a first layer provided above the joining member and covering the first semiconductor layer and the first memory film; a second layer provided above the joining member, located away from the first layer as viewed in a second direction perpendicular to the first direction, and covering the second semiconductor layer and the second memory film; a second stacked body including a third semiconductor layer, a fourth semiconductor layer, a fourth memory film and a second insulating layer.Type: GrantFiled: March 7, 2019Date of Patent: March 23, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Atsushi Oga, Hideaki Harakawa, Satoshi Nagashima, Natsuki Fukuda
-
Patent number: 10930669Abstract: A three-dimensional memory device includes a substrate, conductive layers and insulating layers, a storage layer, a first channel, a second channel and a first conductive plug. The conductive layers and insulating layers are alternately stacked over the substrate to form a multi-layer stacked structure. The storage layer penetrates through the multi-layer stacked structure, and has a first string portion and a second string portion that are spaced from each other. The first channel is located on a lateral side of the first string portion. The second channel is located on a lateral side of the second string portion. The first channel and the second channel have an upper channel portion and a lower channel portion. The first conductive plug is interconnected between the upper channel portion and the lower channel portion.Type: GrantFiled: February 12, 2019Date of Patent: February 23, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chih-Wei Hu, Teng-Hao Yeh, Yu-Wei Jiang
-
Patent number: 10903234Abstract: A three-dimensional semiconductor device includes a stacked structure on a lower structure, the stacked structure including a lower group including gate electrodes vertically stacked and spaced apart from each other, and an upper group including gate electrodes vertically stacked and spaced apart, the lower group and the upper group being vertically stacked, and a vertical structure passing through the stacked structure. The vertical structure may include a vertical core pattern, a vertical buffer portion therein, and a surrounding vertical semiconductor layer, the vertical structure may include a lower vertical portion passing through the lower group and an upper vertical portion passing through the upper group, an upper region of the lower vertical portion may have a width greater than that of a lower region of the upper vertical portion. The vertical buffer portion may be in the lower vertical portion and below the upper vertical portion.Type: GrantFiled: February 14, 2019Date of Patent: January 26, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Jang Gn Yun, Jae Duk Lee
-
Patent number: 10892280Abstract: Embodiments of 3D memory devices having an inter-deck plug and methods for forming the same are disclosed. In an example, a 3D memory device includes a substrate, a first memory deck including interleaved conductor and dielectric layers above the substrate, a second memory deck including interleaved conductor and dielectric layers above the first memory deck, and a first and a second channel structure each extending vertically through the first or second memory deck. The first channel structure includes a first memory film and semiconductor channel along a sidewall of the first channel structure, and an inter-deck plug in an upper portion of the first channel structure and in contact with the first semiconductor channel. A lateral surface of the inter-deck plug is smooth. The second channel structure includes a second memory film and semiconductor channel along a sidewall of the second channel structure. The second semiconductor channel is in contact with the inter-deck plug.Type: GrantFiled: June 29, 2020Date of Patent: January 12, 2021Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Qianbin Xu, Haohao Yang, EnBo Wang, Yong Zhang, Jialan He
-
Patent number: 10867983Abstract: Methods and structures of a three-dimensional memory device are disclosed. In an example, the method for forming a memory device includes the following operations. First, a plurality of first semiconductor channels can be formed over a first wafer with a peripheral device and a plurality of first via structures neighboring the plurality of first semiconductor channels. The plurality of first semiconductor channels can extend along a direction perpendicular to a surface of the first wafer. Further, a plurality of second semiconductor channels can be formed over a second wafer with a plurality of second via structures neighboring the plurality of second semiconductor channels. The plurality of second semiconductor channels can extend along a direction perpendicular to a surface of the second wafer and a peripheral via structure.Type: GrantFiled: December 14, 2018Date of Patent: December 15, 2020Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Ziqi Chen, Chao Li, Guanping Wu
-
Patent number: 10797057Abstract: A semiconductor device and a method for manufacturing the same are provided. The method includes forming a plurality of bit line structures on a semiconductor substrate, wherein there is a plurality of trenches between the bit line structures. The method also includes forming a first oxide layer conformally covering the bit line structures and the trenches, and forming a photoresist material layer in the trenches and on the first oxide layer, wherein the photoresist material layer has an etch selectivity that is higher than that of the first oxide layer. The method further includes removing the photoresist material layer to form a plurality of capacitor contact holes between the bit line structures, and forming a capacitor contact in the capacitor contact holes.Type: GrantFiled: November 7, 2018Date of Patent: October 6, 2020Assignee: Winbond Electronic Corp.Inventors: Wei-Che Chang, Tzu-Ming Ou Yang
-
Patent number: 10770476Abstract: A semiconductor structure for three-dimensional memory device and a manufacturing method thereof are provided. In the manufacturing method, clean plasma is used to clean the impurity doped regions, formed by slit etching, in the surface layer of the substrate to decrease the contact resistance between substrate and conductive plugs formed in the slits. The bottom part of the conductive plugs each has a reduced neck structure and an enlarged bottom structure.Type: GrantFiled: April 1, 2019Date of Patent: September 8, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yao-An Chung, Yuan-Chieh Chiu
-
Patent number: 10755982Abstract: One illustrative method disclosed herein includes forming 1st and 2nd sacrificial gate structures for, respectively, 1st and 2nd devices, removing 1st and 2nd sacrificial gate electrodes from the 1st and 2nd sacrificial gate structures so as to at least partially define, respectively, 1st and 2nd replacement gate (RMG) cavities, and removing the 2nd sacrificial gate insulation layer from the 2nd RMG cavity while leaving the 1st sacrificial gate insulation layer in position in the 1st RMG cavity. The method also includes forming a conformal gate insulation layer in both the 1st and 2nd RMG cavities, removing the conformal gate insulation layer and the 1st sacrificial gate insulation layer from the 1st RMG cavity while leaving the conformal gate insulation layer in the 2nd RMG cavity, and performing an oxidation process to form an interfacial gate insulation layer only in the 1st RMG cavity.Type: GrantFiled: July 11, 2019Date of Patent: August 25, 2020Assignee: GLOBALFOUNDRIES Inc.Inventors: Abu Naser M. Zainuddin, Wei Ma, Daniel Jaeger, Joseph Versaggi, Jae Gon Lee, Thomas Kauerauf
-
Patent number: 10727068Abstract: Semiconductor structures and methods for forming the same are provided. The method includes forming a dummy gate structure and forming a spacer on a lower portion of a sidewall of the dummy gate structure and exposing an upper portion of the sidewall of the dummy gate structure. The method further includes forming a dielectric layer covering the upper portion of the sidewall of the dummy gate structure exposed by the spacer and removing the dummy gate structure to form a tube-shaped trench. The method further includes removing a portion of the dielectric layer to form a cone-shaped trench and forming a gate structure in a bottom portion of the tube-shaped trench. The method further includes forming a hard mask structure in the cone-shaped trench and an upper portion of the tube-shaped trench, and an interface between the hard mask structure and the dielectric layer overlaps the spacer.Type: GrantFiled: October 8, 2019Date of Patent: July 28, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsin-Ying Lin, Mei-Yun Wang, Hsien-Cheng Wang, Fu-Kai Yang, Shih-Wen Liu, Hsiao-Chiu Hsu
-
Patent number: 10586765Abstract: Aspects of the disclosure provide a semiconductor device and a method for manufacturing the semiconductor device. The semiconductor device includes a power rail formed in an isolation trench. The power rail is covered by a dielectric cap that isolates the power rail from conductive pattern structures on the dielectric cap. Further, an opening is selectively formed in the dielectric cap and is filled with conductive material to selectively connect a conductive pattern structure with the power rail.Type: GrantFiled: June 18, 2018Date of Patent: March 10, 2020Assignee: Tokyo Electron LimitedInventors: Jeffrey Smith, Anton J. Devilliers, Kandabara Tapily
-
Patent number: 10515807Abstract: Methods of fabricating semiconductor devices are provided. The method includes forming a gate dielectric layer over a substrate. The method also includes depositing a first p-type work function tuning layer over the gate dielectric layer using a first atomic layer deposition (ALD) process with an inorganic precursor. The method further includes forming a second p-type work function tuning layer on the first p-type work function tuning layer using a second atomic layer deposition (ALD) process with an organic precursor. In addition, the method includes forming an n-type work function metal layer over the second p-type work function tuning layer.Type: GrantFiled: June 14, 2018Date of Patent: December 24, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jui-Fen Chien, Chih-Hsiang Fan, Hsiao-Kuan Wei, Pohan Kung, Hsien-Ming Lee
-
Patent number: 10418456Abstract: A method of forming a semiconductor device having a semiconductor substrate with a dielectric layer disposed thereon. A trench is defined in the dielectric layer. A metal gate structure is formed in the trench. The metal gate structure includes a first layer and a second layer disposed on the first layer. The first layer extends to a first height in the trench and the second layer extends to a second height in the trench; the second height is greater than the first height. In some embodiments, the second layer is a work function metal and the first layer is a dielectric. In some embodiments, the second layer is a barrier layer.Type: GrantFiled: June 5, 2017Date of Patent: September 17, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Lien Huang, Chi-Wen Liu, Clement Hsingjen Wann, Ming-Huan Tsai, Zhao-Cheng Chen
-
Patent number: 10388763Abstract: A semiconductor device includes a substrate, a fin structure protruding from the substrate, a gate insulating layer covering a channel region formed of the fin structure, a gate electrode layer covering the gate insulating layer, and isolation layers disposed on opposite sides of the fin structure. The fin structure includes a bottom portion, a neck portion, and a top portion sequentially disposed on the substrate. A width of the neck portion is less than a width of the bottom portion and a width of a portion of the top portion.Type: GrantFiled: October 5, 2017Date of Patent: August 20, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Wei Chang, Chiung Wen Hsu, Yu-Ting Weng
-
Patent number: 10373834Abstract: The present disclosure provides a semiconductor structure of a metal gate and a manufacturing method therefor. The manufacturing method includes providing a semiconductor substrate; uniformly depositing a first hard mask layer on the semiconductor substrate, corresponding to a region where the metal gate is located, patterning and etching the first hard mask layer to form a recess, forming a sloping sidewall on a sidewall of the recess, the sloping sidewall and an upper surface of the substrate forming a groove structure, with the size of an upper part of the groove structure being larger than that of a lower part thereof, and forming a metal gate in the groove structure; and removing the first hard mask layer.Type: GrantFiled: April 4, 2018Date of Patent: August 6, 2019Assignee: Shaghai Huali Microelectronics CorporationInventor: Qiuming Huang
-
Patent number: 10269912Abstract: A device comprises a metal gate structure over a substrate, wherein the metal gate structure comprises a first metal sidewall, a metal bottom layer, a first corner portion between the first metal sidewall and the metal bottom layer, wherein the first corner portion comprises a first step and a first ramp, a second metal sidewall and a second corner portion between the second metal sidewall and the metal bottom layer, wherein the second corner portion comprises a second step and a second ramp.Type: GrantFiled: April 3, 2018Date of Patent: April 23, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Peng-Soon Lim, Da-Yuan Lee, Kuang-Yuan Hsu
-
Patent number: 10243084Abstract: A method for fabricating semiconductor device is disclosed. First, a substrate is provided, and a dielectric stack is formed on the substrate, in which the dielectric stack includes a first silicon oxide layer and a first silicon nitride layer. Next, the dielectric stack is patterned, part of the first silicon nitride layer is removed to form two recesses under two ends of the first silicon nitride layer, second silicon oxide layers are formed in the two recesses, a spacer is formed on the second silicon oxide layers, and third silicon oxide layers are formed adjacent to the second silicon oxide layers.Type: GrantFiled: September 28, 2016Date of Patent: March 26, 2019Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Jung Chen, Tzu-Ping Chen
-
Patent number: 10157919Abstract: A semiconductor device includes a semiconductor substrate, multiple fins formed on a front surface of the semiconductor substrate, a stress layer formed on a top surface of the fins, multiple strip-shaped gate structures formed above the stress layers, each of which extending in a direction substantially perpendicular to a direction of the fins, a contact hole etch stop layer covering the front surface of the semiconductor substrate, sidewalls of the fins, and top surfaces and sidewalls of the stress layers, a first interlayer dielectric layer over the contact hole etch stop layer, the first interlayer dielectric layer including filling voids formed therein, and a top surface of the first interlayer dielectric layer being below the top surfaces of the stress layers, a barrier liner layer over the first interlayer dielectric layer, and a second interlayer dielectric layer over the barrier liner layer and the contact hole etch stop layer.Type: GrantFiled: August 14, 2017Date of Patent: December 18, 2018Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Yizhi Zeng
-
Patent number: 10068796Abstract: A semiconductor device manufacturing method includes forming a first hole in a first processed layer. A first sacrificial film is formed in the first hole. A hole portion is formed in the first sacrificial film. A second sacrificial film is formed in the hole portion. A second processed layer is formed above the first sacrificial film and the second sacrificial film, and a second hole is formed in the second processed layer to expose the second sacrificial film. A third sacrificial film is formed on an inner side surface of the second hole, and a fourth sacrificial film is formed on the third sacrificial film. The second sacrificial film is etched using the fourth sacrificial film as a mask. The third sacrificial film exposed by etching the second sacrificial film is etched. The second processed layer is etched using the third sacrificial film as a mask.Type: GrantFiled: March 3, 2017Date of Patent: September 4, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Toshiyuki Sasaki
-
Patent number: 10062613Abstract: A method for fabricating semiconductor device includes the steps of: forming a first trench and a second trench in a substrate; forming a first work function metal layer in the first trench and the second trench; forming a patterned mask to cover the second trench; removing the first work function metal layer from the first trench; forming a second work function metal layer in the first trench and the second trench; and forming a conductive layer in the first trench and the second trench to form a first gate structure and a second gate structure.Type: GrantFiled: June 1, 2017Date of Patent: August 28, 2018Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Feng-Yi Chang, Shih-Fang Tzou, Yu-Cheng Tung, Ming-Feng Kuo, Li-Chiang Chen
-
Patent number: 9853126Abstract: A gate electrode is formed in a trench reaching a drain region so as to leave a concave portion on the top of the trench. A first insulating film is formed, which fills the concave portion and of which the thickness increases as the distance from an end of the trench increases on the substrate surface on both sides of the trench. First and second source regions are formed in a self-alignment manner by introduction of impurities through the first insulating film.Type: GrantFiled: March 18, 2016Date of Patent: December 26, 2017Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Shuji Mizokuchi, Ryousuke Ookawa, Naoki Sato
-
Patent number: 9780036Abstract: A semiconductor device may include pillars and a plurality of conductive layers being stacked while surrounding the pillars and including a plurality of first regions including non-conductive material layers and a plurality of second regions including conductive material layers, wherein the first regions and the second regions are alternately arranged.Type: GrantFiled: August 1, 2016Date of Patent: October 3, 2017Assignee: SK hynix Inc.Inventors: Ki Hong Lee, Seung Ho Pyi, Jin Ho Bin
-
Patent number: 9653684Abstract: A semiconductor memory device according to an embodiment comprises a memory cell array configured from a plurality of row lines and column lines that intersect one another, and from a plurality of memory cells disposed at each of intersections of the row lines and column lines and each including a variable resistance element. Where a number of the row lines is assumed to be N, a number of the column lines is assumed to be M, and a ratio of a cell current flowing in the one of the memory cells when a voltage that is half of the select voltage is applied to the one of the memory cells to a cell current flowing in the one of the memory cells when the select voltage is applied to the one of the memory cells is assumed to be k, a relationship M2<2×N×k is satisfied.Type: GrantFiled: September 22, 2015Date of Patent: May 16, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Kenichi Murooka
-
Patent number: 9627272Abstract: A patterning scheme to minimize dry/wet strip induced device degradation and resultant devices are provided. The method includes removing a workfunction material over a first device area of a structure, while protecting the workfunction material over a second device area of the structure with a first masking material. The method further includes applying a second masking material over the first device area and the first masking material. The method further includes removing the first masking material and the second masking material until the workfunction material is exposed over the second device area.Type: GrantFiled: August 24, 2015Date of Patent: April 18, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Huihang Dong, Wai-Kin Li
-
Patent number: 9627403Abstract: A first stack of alternating layers including first electrically insulating layers and first sacrificial material layers is formed with first stepped surfaces. First memory openings can be formed in a device region outside of the first stepped surfaces, and first support openings can be formed through the first stepped surfaces. The first memory openings and the first support openings can be filled with a sacrificial fill material. A second stack of alternating layers including second electrically insulating layers and second sacrificial material layers can be formed over the first stack. Inter-stack memory openings including the first memory openings can be formed in the device region, and inter-stack support openings including the first support openings can be formed in a steppes surface region. Memory stack structures and support pillar structure are simultaneously formed in the inter-stack memory openings and the inter-stack support openings, respectively.Type: GrantFiled: September 23, 2015Date of Patent: April 18, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Jin Liu, Tong Zhang, Jayavel Pachamuthu, Yao-Sheng Lee, Johann Alsmeier
-
Patent number: 9613959Abstract: The present disclosure relates to methods of forming a field effect transistor (FET) over a substrate, and associated integrated circuit device that improve etching back profile and prevent metal gate defect. In some embodiments, a recess is formed through an inter-layer dielectric (ILD) layer along a sidewall spacer and filled with a high-? dielectric layer and a metal gate. An etch back is performed to lower the high-? dielectric layer and the metal gate, where an “antenna” shaped residue of the high-? dielectric material and the metal gate material is left at the boundary region of the high-? layer and the metal gate, along the sidewall spacer. Then a second etch is performed to the sidewall spacer, removing a top edge portion of the sidewall spacer. Then one more step of etch can be performed to the high-? layer and the metal gate to planarize and remove the residue.Type: GrantFiled: July 28, 2015Date of Patent: April 4, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Shiang-Bau Wang