Parallel Bit Input Of Operand Patents (Class 708/234)
-
Patent number: 9965251Abstract: A processor includes a crossbar array including row wires and column wires wherein bit patterns representative of numerical values are stored in a plurality of columns of the crossbar array in the form of high or low resistance states. An output unit electrically connected to the rows of the crossbar array is configured to sum the numerical values stored in the columns of the crossbar array.Type: GrantFiled: January 8, 2008Date of Patent: May 8, 2018Inventor: Blaise Laurent Mouttet
-
Patent number: 8510357Abstract: Circuitry for adding together three long numbers may include the formation of redundant form sum bit signals and redundant form carry bit signals. These signals may be finally combined in a ripple carry adder chain that produces sum bit output signals and ripple carry bit signals. Both a ripple carry bit signal and a redundant form carry bit signal must be passed from the circuitry performing each place of the addition to the circuitry performing the next-more-significant place of the addition. Various techniques are disclosed for facilitating subdividing long chains of such circuitry, as well as possibly including (between such subdivisions) “pipeline” registers for both ripple and redundant form carry bit signals.Type: GrantFiled: January 31, 2013Date of Patent: August 13, 2013Assignee: Altera CorporationInventor: Martin Langhammer
-
Patent number: 8392488Abstract: Circuitry for adding together three long numbers may include the formation of redundant form sum bit signals and redundant form carry bit signals. These signals may be finally combined in a ripple carry adder chain that produces sum bit output signals and ripple carry bit signals. Both a ripple carry bit signal and a redundant form carry bit signal must be passed from the circuitry performing each place of the addition to the circuitry performing the next-more-significant place of the addition. Various techniques are disclosed for facilitating subdividing long chains of such circuitry, as well as possibly including (between such subdivisions) “pipeline” registers for both ripple and redundant form carry bit signals.Type: GrantFiled: September 11, 2009Date of Patent: March 5, 2013Assignee: Altera CorporationInventor: Martin Langhammer
-
Publication number: 20110153702Abstract: A method, system and computer program product to improve multiplication of a vector by a product of elementary matrices. The method includes, for example, receiving an input vector and determining, by at least one computer processor, which intermediate resultants of a matrix vector product between the input vector and a plurality of elementary matrices can be performed in parallel. At least some of the intermediate resultants may be calculated in parallel by a plurality of computer processors if they are not dependent on the pending product resultant of the input vector and one or more of the elementary matrices.Type: ApplicationFiled: December 23, 2009Publication date: June 23, 2011Inventor: Philip M. Starhill
-
Patent number: 7747020Abstract: Performing a hash algorithm in a processor architecture to alleviate performance bottlenecks and improve overall algorithm performance. In one embodiment of the invention, the hash algorithm is pipelined within the processor architecture.Type: GrantFiled: December 4, 2003Date of Patent: June 29, 2010Assignee: Intel CorporationInventor: Wajdi K. Feghali
-
Publication number: 20090106337Abstract: The invention, based on an original addition algorithm for adding two binary numbers, a and b, and disclosed in the body of this application, is a schematic diagram of a serial, synchronous, digital adder, with circuitry which exemplifies an unusual procedure for calculating the carry at any bit pair, ai and bi, and is not based on a recursive function of the carry, ci?1. The operation of “adding” defined in the algorithm is one, in which there is no obvious “addition” at all, as classically defined, and which may or may not eventually become applicable in future or other technologies (besides that of the digital computer), as those technologies develop or come to light. The invention also encompasses designs for modified data registers.Type: ApplicationFiled: April 23, 2006Publication date: April 23, 2009Inventor: Rada Ruth Higgins
-
Patent number: 6870929Abstract: According to one embodiment, an encryption system (500) includes an input buffer (504) that can provide data blocks from different contexts (522-1 to 522-n) to a selected encryption circuit (524-1 to 524-m) according to a scheduling section (502). A scheduling section (502) can include a register array (510) having rows that each correspond to a context and columns that correspond to an encryption circuit. Each register array (510) row can store one “hot” bit that designates a context with a particular encryption circuit. A column can be selected by a multiplexer (514) and its values prioritized and encoded by a priority encoder (518) to generate an address that results in the selection of a data block from a particular context. Priority may be varied by shifting a column value with a rotate circuit (516) according to an offset value (OFFSET).Type: GrantFiled: December 22, 1999Date of Patent: March 22, 2005Assignee: Juniper Networks, Inc.Inventor: Spencer Greene
-
Patent number: 6430585Abstract: A logic gate, an adder and methods of operating and manufacturing the same. In one embodiment, the logic gate includes: (1) a summer, having at least two single-bit inputs and a noise-suppression input with corresponding conductances representing discrete weights, that generates a weighted sum of input binary digits presented at the at least two single-bit inputs and the noise-suppression input and (2) a quantizer, coupled to the summer, that generates an output binary digit at a binary output thereof that is a function of the weighted sum, the noise-suppression input increasing a noise tolerance of the logic gate.Type: GrantFiled: September 28, 1999Date of Patent: August 6, 2002Assignee: RN2R, L.L.C.Inventor: Valeriu Beiu
-
Patent number: 6205458Abstract: A circuit and method for deriving an adder output bit from adder input bits, a multiplier circuit, a method of multiplying, a microprocessor and digital signal processor (DSP) employing the circuit or the method and a method of selecting weights and thresholds for logic gates. In one embodiment, the circuit includes: (1) first, second and third logic gates that generate intermediate bits based on threshold comparisons of concatenations of ones of the adder input bits and (2) combinatorial logic that generates the adder output bit from the intermediate bits. In one embodiment, the multiplier includes a summer having at least two inputs with corresponding weights, the inputs corresponding to bits of a multiplicand, the weights based on a multiplier, the summer generating a weighted sum of the multiplicand that represents a multiplication of the multiplicand and the multiplier that is a function of the weighted sum.Type: GrantFiled: September 21, 1998Date of Patent: March 20, 2001Assignee: RN2R, L.L.C.Inventor: Valeriu Beiu
-
Patent number: 6119141Abstract: The function selection signal of an ALU is resistively decoupled or serially coupled to the input multiplexers of the ALU. By producing delayed function selection signals and decoupling the delayed function signals from the input multiplexers, the input multiplexers are serially activated. This need not impact the overall speed of the ALUs, since the adders are also serially activated by virtue of the carry signal ripple. However, by resistively decoupling the function selection signal from the input multiplexers, the load seen by the input driver that drives the function selection signal inputs of the multiplexer may be reduced, thereby allowing the least significant bit input multiplexer to be activated more rapidly. Moreover, resistive decoupling may be implemented by polysilicon resistors, thereby allowing metal interconnect layers in the integrated circuit to be used for other purposes.Type: GrantFiled: May 6, 1998Date of Patent: September 12, 2000Assignee: Integrated Device Technology, Inc.Inventors: Yew Keong Chong, Prashant Shamarao
-
Patent number: 6119048Abstract: A digital signal process of a plurality of functions is enabled by a common hardware constructed on one chip having input terminals t1, t2 and t2'; output terminals t3 and t4; and a control signal input terminal t5. The chip is constructed to include class sorting circuits 111a and 111b; delay and selecting circuits 112a and 112b; switching circuits 113a and 113b; switching circuits 114a and 114b; coefficient memories 115a and 115b; filter operating circuits 116a and 116b; a line delay circuit 117; a product sum operating circuit 118; and a switching circuit 119. Signal flow and circuit functions are selectively controlled by control signals. The functions of the chip can be consequently switched and a plurality of signal processes are realized by one chip.Type: GrantFiled: January 12, 1999Date of Patent: September 12, 2000Assignee: Sony CorporationInventors: Tetsujiro Kondo, Takashi Horishi