Abstract: Systems and methods for performing matrix operations using a photonic processor are provided. The photonic processor includes encoders configured to encode a numerical value into an optical signal and optical multiplication devices configured to output an electrical signal proportional to a product of one or more encoded values. The optical multiplication devices include a first input waveguide, a second input waveguide, a coupler circuit coupled to the first input waveguide and the second input waveguide, a first detector and a second detector coupled to the coupler circuit, and a circuit coupled to the first detector and second detector and configured to output a current that is proportional to a product of a first input value and a second input value.
Type:
Grant
Filed:
November 1, 2019
Date of Patent:
January 2, 2024
Assignee:
Lightmatter, Inc.
Inventors:
Darius Bunandar, Nicholas C. Harris, Tyler J. Kenney
Abstract: Exemplary embodiments are directed to shaping a readout pulse from a solid state photomultiplier (SSPM). A readout pulse can be received from the SSPM at an input of a buffer amplifier. The readout pulse can have a discharge portion with a discharge rate and a recharge portion with a recharge rate. A magnitude of the readout pulse increasing for the discharge portion and decreasing for the recharge portion. A frequency dependent input impedance circuit can be employed in electrical communication with the input of the buffer amplifier to shape the discharge portion of the readout pulse.
Abstract: A differential output analog multiplier circuit utilizing four G4-FETs, each source connected to a current source. The four G4-FETs may be grouped into two pairs of two G4-FETs each, where one pair has its drains connected to a load, and the other par has its drains connected to another load. The differential output voltage is taken at the two loads. In one embodiment, for each G4-FET, the first and second junction gates are each connected together, where a first input voltage is applied to the front gates of each pair, and a second input voltage is applied to the first junction gates of each pair. Other embodiments are described and claimed.
Type:
Grant
Filed:
May 21, 2007
Date of Patent:
August 30, 2011
Assignee:
California Institute of Technology
Inventors:
Mohammad M. Mojarradi, Benjamin Blalock, Sorin Cristoloveanu, Suheng Chen, Kerem Akarvardar