Multimode Interrupt Processing Patents (Class 710/261)
-
Patent number: 9103112Abstract: A mounting adapter for attaching an object to a mounting surface such as a flat roof includes a planar anchor plate having first apertures and second apertures extending therethrough. The first apertures receive an elongated fastener having a length sufficient to fasten the anchor plate over and to a support structure positioned beneath the mounting surface. A cover plate includes third apertures aligned with the second apertures and at least one fourth aperture. The cover plate extends over the first apertures and a second fastener extends through each third aperture and engages with a corresponding second aperture to secure the cover plate over the anchor plate. At least one third fastener interfaces with the at least one fourth aperture for attaching the object to the adapter such that load forces from the object are transferred directly to the support structure beneath the mounting surface through each elongated fastener.Type: GrantFiled: May 21, 2014Date of Patent: August 11, 2015Inventor: Peter A. Corsi
-
Patent number: 9069628Abstract: The techniques herein provide for “time-shifting” of intercepted system calls to enable a one-to-many (1:n) or a many-to-one (n:1) mapping of intercepted-to-real system calls. Any action that needs to be applied on the logical boundaries of the data (instead of the physical boundaries) presented upon system call interception spools (buffers) the data before taking the action and then unspools the result when finished. The action may be quite varied, e.g., examining the data, redacting the data, changing the data, restricting the data, processing the data, and updating the data, among others. The technique may be implemented in a database access control system.Type: GrantFiled: April 10, 2013Date of Patent: June 30, 2015Assignee: International Business Machines CorporationInventors: Richard Ory Jerrell, Ury Segal, Galia Diamant
-
Patent number: 9043521Abstract: A technique to enable efficient interrupt communication within a computer system. In one embodiment, an advanced programmable interrupt controller (APIC) is interfaced via a set of bits within an APIC interface register using various interface instructions or operations, without using memory-mapped input/output (MMIO).Type: GrantFiled: November 13, 2012Date of Patent: May 26, 2015Assignee: Intel CorporationInventors: Keshavan Tiruvallur, Rajesh Parthasarathy, James B. Crossland, Shivnandan Kaushik, Luke Hood
-
Patent number: 9037768Abstract: Embodiments of the present invention are directed to methods for virtualizing interrupt modes on behalf of interrupt-generating devices, including I/O-device controllers, so that newer interrupt-generating devices that lack older interrupt modes can be used in systems that continue to rely on older interrupt modes. In one embodiment of the present invention, a PCIe switch or PCIe-based host bridge is modified, or a new component introduced, to provide an interrupt-mode virtualizing function, or virtual interrupt-mode interface, that provides a virtual interrupt mode on behalf of interrupt-generating devices, such as I/O-device controllers, to operating systems, BIOS layers, and other components that communicate with the I/O-device controllers.Type: GrantFiled: April 28, 2008Date of Patent: May 19, 2015Assignee: Hewlett-Packard Development Company, L.P.Inventors: Hubert E. Brinkmann, Paul V. Brownell, David L. Matthews, Dwight D. Riley
-
Patent number: 9021172Abstract: A data processing apparatus has performance monitoring circuitry for generating performance monitoring data. The performance monitoring circuitry includes a first event counter for counting occurrences of a first event and a second event counter for counting occurrences of a second event. A performance monitoring interrupt signal is indicated if, when the number of first events counted by the first event counter reaches a first threshold value, the number of second events by the second event counter meets an interrupt triggering condition.Type: GrantFiled: July 6, 2012Date of Patent: April 28, 2015Assignee: ARM LimitedInventors: Matthew James Horsnell, Christopher Daniel Emmons
-
Patent number: 9009377Abstract: In an embodiment, a system includes an interrupt controller, one or more CPUs coupled to the interrupt controller, a communication fabric, one or more peripheral devices configured to generate interrupts to be transmitted to the interrupt controller, and one or more interrupt message circuits coupled to the peripheral devices. The interrupt message circuits are configured to generate interrupt messages to convey the interrupts over the fabric to the interrupt controller. Some of the interrupts are level-sensitive interrupts, and the interrupt message circuits are configured to transmit level-sensitive interrupt messages to the interrupt controller. At least one of the interrupts is edge-triggered. The system is configured to convert the edge-triggered interrupt to a level-sensitive interrupt so that interrupts may be handled in the same fashion.Type: GrantFiled: November 1, 2012Date of Patent: April 14, 2015Assignee: Apple Inc.Inventors: Erik P Machnicki, Deniz Balkan, Manu Gulati
-
Patent number: 8997099Abstract: Embodiments of apparatuses and methods for processing virtualization events in a layered virtualization architecture are disclosed. In one embodiment, an apparatus includes a event logic and evaluation logic. The event logic is to recognize a virtualization event. The evaluation logic is to determine whether to transfer control from a child guest to a parent guest in response to the virtualization event.Type: GrantFiled: March 15, 2013Date of Patent: March 31, 2015Assignee: Intel CorporationInventors: Steven M. Bennett, Andrew V. Anderson, Gilbert Neiger, Dion Rodgers, Richard A. Uhlig, Lawrence O. Smith, Barry E. Huntley
-
Publication number: 20150067215Abstract: A microprocessor includes a plurality of processing cores, each comprising a respective interrupt request input and a control unit configured to receive a respective synchronization request from each of the plurality of processing cores. The control unit is configured to generate an interrupt request to all of the plurality of processing cores on their respective interrupt request inputs in response to detecting that the control unit has received the respective synchronization request from all of the plurality of processing cores.Type: ApplicationFiled: May 19, 2014Publication date: March 5, 2015Inventors: G. Glenn Henry, Terry Parks
-
Publication number: 20150067216Abstract: A memory controller (10) for a plurality of banks of memory (55a-55c) is disclosed. The memory controller (10) includes an interface (20) connectable to a bus (60) to communicate with a processor (70). The memory controller (10) redundantly maps the plurality of banks of memory (55a-55c) to a memory space (50) and includes a plurality of memory operators, each of the plurality of memory operators being executable by the memory controller for performing a different function on data in the memory space (50) and/or one or more of the plurality of banks of memory (55a-55c). In response to receipt at the interface (20) of a request from the processor (70) for one of said memory operators, the memory controller (10) is configured to execute, independently of the processor (70), the respective memory operator on the memory space (50) and/or one or more of the plurality of banks of memory (55a-55c).Type: ApplicationFiled: August 28, 2014Publication date: March 5, 2015Inventor: Nicholas Jarmany
-
Publication number: 20150067214Abstract: A microprocessor includes a plurality of cores, a shared cache memory, and a control unit that individually puts each core to sleep by stopping its clock signal. Each core executes a sleep instruction and responsively makes a respective request of the control unit to put the core to sleep, which the control unit responsively does, and detects when all the cores have made the respective request and responsively wakes up only the last requesting cores. The last core writes back and invalidates the shared cache memory and indicates it has been invalidated and makes a request to the control unit to put the last core back to sleep. The control unit puts the last core back to sleep and continuously keeps the other cores asleep while the last core writes back and invalidates the shared cache memory, indicates the shared cache memory was invalidated, and is put back to sleep.Type: ApplicationFiled: May 19, 2014Publication date: March 5, 2015Applicant: VIA TECHNOLOGIES, INC.Inventors: G. Glenn Henry, Terry Parks, Brent Bean, Stephan Gaskins
-
Patent number: 8966149Abstract: Embodiments of systems, apparatuses, and methods for emulating an input/output Advanced Programmable Interrupt Controller are disclosed. In one embodiment, an apparatus includes a first interrupt controller having a first programming model, and emulation logic to emulate a second interrupt controller having a second programming model that is different from the first programming model. The emulation logic is also to mask one of a plurality of interrupt requests to the first interrupt controller for each of the plurality of interrupt requests handled by the emulation logic.Type: GrantFiled: January 10, 2013Date of Patent: February 24, 2015Assignee: Intel CorporationInventors: Bruce Fleming, Arvind Mandhani
-
Patent number: 8938737Abstract: Embodiments of apparatuses, methods, and systems for delivering an interrupt to a virtual processor are disclosed. In one embodiment, an apparatus includes an interface to receive an interrupt request, delivery logic, and exit logic. The delivery logic is to determine, based on an attribute of the interrupt request, whether the interrupt request is to be delivered to the virtual processor. The exit logic is to transfer control to a host if the delivery logic determines that the interrupt request is not to be delivered to the virtual processor.Type: GrantFiled: September 6, 2012Date of Patent: January 20, 2015Assignee: Intel CorporationInventors: Gilbert Neiger, Rajesh Sankaran Madukkarumukumana, Richard A. Uhlig, Udo Steinberg, Sebastian Schoenberg, Sridhar Muthrasanallur, Steven M. Bennett, Andrew V. Anderson, Erik C. Cota-Robles
-
Publication number: 20140372651Abstract: According to an embodiment, an information processing apparatus includes a banked register determiner and a saving register determiner. The banked register determiner is configured to hold register information indicating which of a banked register and a non-banked register a register which is used by the operating system is, receive an acquisition instruction for the non-banked or banked register and the information about the mode of the operating system, and return a list of the non-banked or banked registers. The saving register determiner is configured to acquire the mode in which the operating system is capable of operating, determine that saving of the banked register for the mode is necessary when another operating system is capable of operating in the mode, acquire a list of the banked registers, and acquire a list of the non-banked registers from the banked register determiner.Type: ApplicationFiled: March 5, 2014Publication date: December 18, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Jun KANAI, Hiroshi Isozaki
-
Publication number: 20140372650Abstract: Systems and methods for generating interruptions are provided. A method for generating interruptions, comprises generating a message for one or more recipients, detecting that a computing device is being used for a presentation, concluding, using a processor, that the one or more recipients are in an audience for the presentation, and after concluding that the one or more recipients are in the audience, interrupting the presentation with the message.Type: ApplicationFiled: June 13, 2013Publication date: December 18, 2014Inventors: Sasha P. Caskey, Robert G. Farrell, Dimitri Kanevsky, Tara N. Sainath
-
Patent number: 8898361Abstract: Methods and systems for advanced interrupt processing and scheduling are provided. The system comprises a memory operable to store interrupt priorities, an interface, and a processor operable to acquire incoming interrupts and to handle the incoming interrupts according to the interrupt priorities. The processor is also operable to receive interrupt processing criteria from the interface (sent, for example, from a device not directly coupled with the system), and to modify the interrupt priorities of the memory based upon the interrupt processing criteria without losing incoming processing requests for the system. Additionally, the processor is operable to process the incoming interrupts according to the modified interrupt priorities responsive to modifying the interrupt priorities.Type: GrantFiled: August 19, 2013Date of Patent: November 25, 2014Assignee: LSI CorporationInventor: Sourin Sarkar
-
Patent number: 8861434Abstract: A system for providing multi-cell support within a single SMP partition in a telecommunications network is disclosed. The typically includes a modem board and a multi-core processor having a plurality of processor cores, wherein the multi-core processor is configured to disable non-essential interrupts arriving on a plurality of data plane cores and route the non-essential interrupts to a plurality of control plane cores. Optionally, the multi-core processor may be configured so that all non-real-time threads and processes are bound to processor cores that are dedicated for all control plane activities and processor cores that are dedicated for all data plane activities will not host or run any threads that are not directly needed for data path implementation or Layer 2 processing.Type: GrantFiled: November 29, 2010Date of Patent: October 14, 2014Assignee: Alcatel LucentInventors: Mohammad R. Khawer, Mugur Abulius
-
Publication number: 20140289437Abstract: In one example in accordance with aspects of the present disclosure, an expander is provided. The expander comprises a workload scheduling module to cause the expander to enter a first mode of operation where the expander processes interrupts, and further to enter a second mode of operation where the expander processes interrupts for up to a predetermined time period before responding to at least one of Serial Management Protocol (SMP) commands and Serial SCSI Protocol (SSP) commands with a retry message.Type: ApplicationFiled: March 25, 2013Publication date: September 25, 2014Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Michael G. Myrah, Balaji Natrajan, Rodrido Stoll Martins Machado
-
Publication number: 20140258580Abstract: A motor control apparatus includes: a driving control unit that performs driving control of a motor in accordance with a drive command; an interrupt control unit that starts and executes interrupt processing for performing the driving control at an interrupt cycle; a first processing unit that executes same first processing every time the interrupt processing starts; and a second processing unit that selects and executes a different piece of processing from second processing every time the interrupt processing starts. The interrupt control unit executes at least one piece of the first processing before executing the second processing in the interrupt processing.Type: ApplicationFiled: February 28, 2014Publication date: September 11, 2014Applicant: RICOH COMPANY, LIMITEDInventor: Haruyuki SUZUKI
-
Patent number: 8813077Abstract: Embodiments of apparatuses and methods for processing virtualization events in a layered virtualization architecture are disclosed. In one embodiment, an apparatus includes a event logic and evaluation logic. The event logic is to recognize a virtualization event. The evaluation logic is to determine whether to transfer control from a child guest to a parent guest in response to the virtualization event.Type: GrantFiled: August 20, 2012Date of Patent: August 19, 2014Assignee: Intel CorporationInventors: Steven Bennett, Andrew Anderson, Gilbert Neiger, Scott Rodgers, Richard Uhlig, Lawrence Smith, III, Barry Huntley
-
Publication number: 20140223059Abstract: A method and circuit for a data processing system (12) provide a virtualized programmable interrupt control system (70) which processes interrupt event reports from interrupt sources (e.g., 14, 40) which generate write transactions to an address for an interrupt event register (80) which is authenticated and then interpreted based on the current state of the targeted interrupt to generate the next state using an interpretation table (306) and predetermined configuration/state bits (310-314).Type: ApplicationFiled: February 4, 2013Publication date: August 7, 2014Inventor: Bryan D. Marietta
-
Publication number: 20140223060Abstract: Systems and methods for injecting interrupts in a virtualized computer system. An example method may comprise providing a data structure associating message destination addresses and virtual processor identifiers for a plurality of interrupt destination modes, receiving an interrupt message including a message destination address, looking up the message destination address in the data structure, and forwarding the interrupt message to a virtual processor associated by the data structure with the message destination address.Type: ApplicationFiled: February 7, 2013Publication date: August 7, 2014Applicant: RED HAT ISRAEL, LTD.Inventors: Michael Tsirkin, Avi Kivity
-
Publication number: 20140207988Abstract: In accordance with the present disclosure, a system and method are herein disclosed for providing secure SMI memory services, including the protection of SMM memory from surreptitious attacks by, for example, rootkits. Information handling systems are susceptible to attacks, especially attacks on SMM memory. In one example, an SMI handler corresponding to the SMI Driver associated with an SMI interrupt performs validation of a password. An SSMS driver allocates memory for the SMI handler to use with the validation process and also performs a secure erase of allocated memory blocks upon completion of all secure SMI Memory Services. By controlling the validation and secure erase process through the use of the SMI handler and SSMS driver, information leakage can be prevented resulting in system data integrity.Type: ApplicationFiled: January 24, 2013Publication date: July 24, 2014Inventor: Allen C. Wynn
-
Patent number: 8788735Abstract: An interrupt control unit provides controls on an interrupt from an accelerator to a CPU based on a packet transmitted to or received from a controlled object. The interrupt control unit includes: a storage part for storing therein an interrupt control timing table in which a condition of switching a mode of the interrupt control is described; and an interrupt control mode switching part for switching the mode of the interrupt control to the CPU between a permission mode and a mask mode, based on the interrupt control timing table in the storage part.Type: GrantFiled: August 20, 2009Date of Patent: July 22, 2014Assignee: Hitachi Industrial Equipment Systems Co., Ltd.Inventors: Tatsuya Maruyama, Tsutomu Yamada, Norihisa Yanagihara, Shinji Yonemoto, Takashi Iwaki, Hiroshi Fujii
-
Patent number: 8787255Abstract: A system for providing multi-cell support within a single SMP partition in a telecommunications network is disclosed. The typically includes a modem board and a multi-core processor having a plurality of processor cores, wherein the multi-core processor is configured to disable non-essential interrupts arriving on a plurality of data plane cores and route the non-essential interrupts to a plurality of control plane cores. Optionally, the multi-core processor may be configured so that all non-real-time threads and processes are bound to processor cores that are dedicated for all control plane activities and processor cores that are dedicated for all data plane activities will not host or run any threads that are not directly needed for data path implementation or Layer 2 processing.Type: GrantFiled: November 29, 2010Date of Patent: July 22, 2014Assignee: Alcatel LucentInventors: Mohammad R. Khawer, Mugur Abulius
-
Patent number: 8732263Abstract: A network interface card may issue interrupts to a host in which the determination of when to issue an interrupt to the host may be based on the incoming packet rate. In one implementation, an interrupt controller of the network interface card may issue interrupts to that informs a host of the arrival of packets. The interrupt controller may issue the interrupts in response to arrival of a predetermined number of packets, where the interrupt controller re-calculates the predetermined number based on an arrival rate of the incoming packets.Type: GrantFiled: August 12, 2013Date of Patent: May 20, 2014Assignee: Juniper Networks, Inc.Inventor: Dharmadeep Muppalla
-
Patent number: 8719479Abstract: A method and system are disclosed for network adaptor optimization and interrupt reduction. The method may also build an outbound buffer list based on outgoing data and add the outgoing data to an outbound buffer queue. Furthermore, the method may set a buffer state from an empty state to a primed state to indicate that the outgoing data is prepared for transmitting and signal a network adaptor with a notification signal.Type: GrantFiled: February 12, 2013Date of Patent: May 6, 2014Assignee: International Business Machines CorporationInventors: Maurice Isrel, Jr., Bruce H. Ratcliff, Jerry W. Stevens, Edward Zebrowski, Jr.
-
Publication number: 20140122759Abstract: In an embodiment, a system includes an interrupt controller, one or more CPUs coupled to the interrupt controller, a communication fabric, one or more peripheral devices configured to generate interrupts to be transmitted to the interrupt controller, and one or more interrupt message circuits coupled to the peripheral devices. The interrupt message circuits are configured to generate interrupt messages to convey the interrupts over the fabric to the interrupt controller. Some of the interrupts are level-sensitive interrupts, and the interrupt message circuits are configured to transmit level-sensitive interrupt messages to the interrupt controller. At least one of the interrupts is edge-triggered. The system is configured to convert the edge-triggered interrupt to a level-sensitive interrupt so that interrupts may be handled in the same fashion.Type: ApplicationFiled: November 1, 2012Publication date: May 1, 2014Applicant: APPLE INC.Inventors: Erik P. Machnicki, Deniz Balkan, Manu Gulati
-
Patent number: 8683158Abstract: Apparatuses and methods for steering SMM code region accesses are disclosed. In one embodiment, an apparatus includes a status indicator, a base storage location, and an abort storage location. The status indicator is to indicate whether the apparatus is operating in SMM. The base storage location is to store a base address and the abort storage location is to store an abort address. The base address is to specify a first memory address region at which SMM code is to be accessed. The abort address is to specify a second memory address region to which accesses to the first memory address region are to be steered if the apparatus is not operating in SMM.Type: GrantFiled: December 30, 2005Date of Patent: March 25, 2014Assignee: Intel CorporationInventors: Martin G. Dixon, David A. Koufaty, Camron B. Rust, Hermann W. Gartler, Frank Binns
-
Publication number: 20140006667Abstract: In one embodiment, a method comprising receiving plural packets; and adaptively adjusting a pushtimer timeout value, packet aggregation threshold, or a combination of both based on a change in filtered rate of the received plural packets.Type: ApplicationFiled: June 27, 2012Publication date: January 2, 2014Applicant: BROADCOM CORPORATIONInventors: Lei Sun, Predrag Kostic
-
Patent number: 8601194Abstract: A method and system for dynamically allocating interrupt vectors on demand. A computer system measures a rate of activities associated with an event. Based on the rate of activities, the computer system determines whether to allocate a dedicated interrupt vector to the event. The rate of activities can be an interrupt request (IRQ) rate.Type: GrantFiled: February 8, 2011Date of Patent: December 3, 2013Assignee: Red Hat Israel, Ltd.Inventor: Michael Tsirkin
-
Patent number: 8589612Abstract: A computer system which shortens standby time of CPUs and improves CPU processing efficiency of a performance mode upon switching from the performance mode (parallel operation) to a safety mode (master/checker operation) is provided. In a computer system including: at least two CPUs; a programmable interrupt controller for interrupting the CPUs; and a comparator for mutually comparing outputs of the CPUs, switching between the performance mode of executing mutually different processes by the CPUs, respectively, to improve performance and the safety mode of executing mutually the same processes by the CPUs and collating results by the comparator to detect failure can be carried out; CPUs to be interrupted can be set for each interrupt factor; and whether the performance mode is to be executed or the safety mode is to be executed can be set for each interrupt factor.Type: GrantFiled: May 12, 2011Date of Patent: November 19, 2013Assignee: Renesas Electronics CorporationInventors: Hiromichi Yamada, Kotaro Shimamura, Nobuyasu Kanekawa, Yuichi Ishiguro
-
Patent number: 8566493Abstract: Methods of operation and interrupt controllers for generating interrupt signals to a unit, which could enter an active mode and a non-active mode, are disclosed. The interrupt controllers have interrupt logic (204) adapted for receiving requests for interrupt, activity mode logic (202) adapted for receiving information whether the unit is in non-active mode, and delay control logic (203) adapted for delaying the interrupt to the unit when the received information indicates that the unit is in non-active mode.Type: GrantFiled: August 28, 2009Date of Patent: October 22, 2013Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Harald Gustafsson, Ulf Morland, Per-Inge Tallberg
-
Patent number: 8560750Abstract: Methods and systems for advanced interrupt processing and scheduling are provided. The system comprises a memory operable to store interrupt priorities, an interface, and a processor operable to acquire incoming interrupts and to handle the incoming interrupts according to the interrupt priorities. The processor is also operable to receive interrupt processing criteria from the interface (sent, for example, from a device not directly coupled with the system), and to modify the interrupt priorities of the memory based upon the interrupt processing criteria without losing incoming processing requests for the system. Additionally, the processor is operable to process the incoming interrupts according to the modified interrupt priorities responsive to modifying the interrupt priorities.Type: GrantFiled: May 25, 2011Date of Patent: October 15, 2013Assignee: LSI CorporationInventor: Sourin Sarkar
-
Patent number: 8549200Abstract: A multiprocessor system includes a plurality of processor units each transmitting an interrupt request signal indicating an interrupt request for which an interrupt-request destination processor unit is specified and receiving an interrupt signal and an interrupt control circuit receiving the interrupt request signal from each of the plurality of processor units and transmitting the interrupt signal to each of the plurality of processor units, wherein, the interrupt control circuit transmits the interrupt signal to the interrupt-request destination processor unit specified by the interrupt request signal if the specified interrupt-request destination processor unit is not in a low power consumption state and transmits the interrupt signal to another processor unit different from the processor unit specified by the interrupt request signal if the specified interrupt-request destination processor unit is in the low power consumption state.Type: GrantFiled: October 7, 2009Date of Patent: October 1, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Isamu Nakahashi, Nobuhide Takaba, Kazuki Matsuda
-
Publication number: 20130246678Abstract: A virtual system management mode device, for processing a system management interrupt signal generated by a special process, includes a transformation unit, a control unit memory, and a control unit. The transformation unit transforms the system management interrupt signal into a virtual system management interrupt signal. The control unit memory stores a plurality of system management interrupt processes. The control unit executes one of the system management interrupt processes according to the virtual system management interrupt signal.Type: ApplicationFiled: November 26, 2012Publication date: September 19, 2013Applicant: WISTRON CORP.Inventors: Wen-Tai Lin, Yuan-Chan Lee
-
Patent number: 8510403Abstract: A network interface card may issue interrupts to a host in which the determination of when to issue an interrupt to the host may be based on the incoming packet rate. In one implementation, an interrupt controller of the network interface card may issue interrupts to that informs a host of the arrival of packets. The interrupt controller may issue the interrupts in response to arrival of a predetermined number of packets, where the interrupt controller re-calculates the predetermined number based on an arrival rate of the incoming packets.Type: GrantFiled: June 30, 2010Date of Patent: August 13, 2013Assignee: Juniper Networks, Inc.Inventor: Dharmadeep C. Muppalla
-
Patent number: 8510489Abstract: A serial communication method is applied in a computing device to communicate serially with any external serial device. The computing device includes a baseboard management controller (BMC) and an operating system (OS). The BMC includes at least one physical serial port. The method generates a virtual serial port for the OS by emulating serial port functionality of the physical serial port. When the BMC is initializing the physical serial port and a serial device is connected to the physical serial port, an interrupt handler is activated to handle an interrupt triggered to the BMC by the serial device. The interrupt handler is deactivated when the physical serial port has been initialized by the BMC.Type: GrantFiled: November 11, 2011Date of Patent: August 13, 2013Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventors: Jian Peng, Ji-Zhi Yin
-
Patent number: 8484389Abstract: An audio-video (AV) playback chain and rendering peripheral device 300 for generating two or more interrupts 306, 308 with a programmable delay 304 between them. Such are configured to prevent two processors 310, 314 from racing to access the same system resources in their respective interrupt service routines.Type: GrantFiled: December 21, 2006Date of Patent: July 9, 2013Assignee: Entropic Communications, Inc.Inventor: Puranjoy Bhattacharya
-
Patent number: 8473662Abstract: Provided is a method capable of providing an improved response property appropriate for the characteristics of a system by automatically choosing an interrupt handling mode used for each device. The method is a method in which the embedded operating system kernel determines a handling mode for all individual interrupts, the method includes: dividing interrupt handling modes into a first interrupt handling mode and a second interrupt handling mode which has a different process speed from the first interrupt handling mode, and variably determining a distribution ratio in which each of the interrupts are distributed to the first interrupt handling mode or to the second interrupt handling mode according to a predetermined process condition during boot-up.Type: GrantFiled: December 7, 2010Date of Patent: June 25, 2013Assignee: Electronics and Telecommunications Research InstituteInventors: Dong-Hyouk Lim, Yung-Joon Jung, Yong-Bon Koo, Chae-Deok Lim, Dong-Sun Lim
-
Patent number: 8468284Abstract: One or more message signaled interruption requests from one or more input/output (I/O) adapters are converted to I/O adapter event notifications while retaining the message vector indication. An I/O adapter event notification may be routed and presented to a host or to a guest that the host is executing. To present the notification to the correct host or to the correct guest, various data structures in host and/or guest memory are used.Type: GrantFiled: June 23, 2010Date of Patent: June 18, 2013Assignee: International Business Machines CorporationInventors: Frank W. Brice, Jr., David Craddock, Janet R. Easton, Mark S. Farrell, Thomas A. Gregg, Damian L. Osisek, Gustav E. Sittmann, III
-
Publication number: 20130151743Abstract: A method and system are disclosed for network adaptor optimization and interrupt reduction. The method may also build an outbound buffer list based on outgoing data and add the outgoing data to an outbound buffer queue. Furthermore, the method may set a buffer state from an empty state to a primed state to indicate that the outgoing data is prepared for transmitting and signal a network adaptor with a notification signal.Type: ApplicationFiled: February 12, 2013Publication date: June 13, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: INTERNATIONAL BUSINESS MACHINES CORPORATION
-
Patent number: 8458387Abstract: One or more message signaled interruption requests from one or more input/output (I/O) adapters are converted to I/O adapter event notifications while retaining the message vector indication. An I/O adapter event notification may be routed and presented to a host or to a guest that the host is executing. To present the notification to the correct host or to the correct guest, various data structures in host and/or guest memory are used.Type: GrantFiled: April 13, 2012Date of Patent: June 4, 2013Assignee: International Business Machines CorporationInventors: Frank W. Brice, Jr., David Craddock, Janet R. Easton, Mark S. Farrell, Thomas A. Gregg, Damian L. Osisek, Cynthia Sittmann
-
Publication number: 20130124768Abstract: A method of routing data in an information handling system can include receiving a notification from a management controller at a basic input/output system (BIOS) that includes a system management interrupt (SMI) handler. The a notification can indicate that the management controller has a data packet bound for a peripheral component interconnect express input/output (PCIe I/O) device coupled to a secondary processor. The method can include generating a system management interrupt at the information handling system via the BIOS SMI handler in response to the notification. The method can also include retrieving the data packet from the management controller via the BIOS SMI handler and sending a payload associated with the data packet from the BIOS SMI handler to the PCIe I/O device.Type: ApplicationFiled: January 4, 2013Publication date: May 16, 2013Applicant: DELL PRODUCTS, LPInventor: DELL PRODUCTS, LP
-
Patent number: 8438323Abstract: A communication processing apparatus (101) includes: a MAC unit (106) receiving a packet; a classification unit (107) classifying the received packet; a transfer control unit (104) transferring data of the classified packet to a main memory (102); a first memory (112m) storing an interrupt management table (112); an interrupt control unit (111) specifying, with reference to the interrupt management table (112), an interrupt control method associated with the classification of the packet classified by the classification unit (107) and outputting an interrupt signal to a CPU (103) using the specified interrupt control method; and a setting unit (110) registering the classification and the interrupt control method into the interrupt management table (112) according to instructions from an application program activated in the CPU (103) so as to update the interrupt management table (112).Type: GrantFiled: May 18, 2009Date of Patent: May 7, 2013Assignee: Panasonic CorporationInventors: Atsuhiro Tsuji, Akihiro Ebina, Yohei Kaneko
-
Patent number: 8402191Abstract: System and method for virtualization of computing elements. A hypervisor provides virtualization of one or more peripherals for one or more computing elements. The hypervisor may further allow separate instances of an operating system to be suspended on one computing element to allow another application to be processed by replacing the state information of the computing element. The suspended instance may be resumed on the same or a different computing element.Type: GrantFiled: December 30, 2010Date of Patent: March 19, 2013Assignee: STMicroelectronics, Inc.Inventors: Kurt Godwin, Shaun McMaster
-
Patent number: 8402190Abstract: A method and system are disclosed for network adaptor optimization and interrupt reduction. The method may generate an immediate I/O interrupt notification to a host device driver in response to receiving data from a network. The method may also update an inbound buffer list based on the received data in the inbound buffer queue. Furthermore, the method may set the buffer state from an empty state to a primed state to indicate that the received data is available for processing. The method may also build an outbound buffer list based on outgoing data and add the outgoing data to an outbound buffer queue. Furthermore, the method may set a buffer state from an empty state to a primed state to indicate that the outgoing data is prepared for transmitting and signal a network adaptor with a notification signal.Type: GrantFiled: December 2, 2008Date of Patent: March 19, 2013Assignee: International Business Machines CorporationInventors: Maurice Isrel, Jr., Bruce H. Ratcliff, Jerry W. Stevens, Edward Zebrowski, Jr.
-
Patent number: 8380724Abstract: A concurrent grouping operation for execution on a multiple core processor is provided. The grouping operation is provided with a sequence or set of elements. In one phase, each worker receives a partition of a sequence of elements to be grouped. The elements of each partition are arranged into a data structure, which includes one or more keys where each key corresponds to a value list of one or more of the received elements associated with that key. In another phase, the data structures created by each worker are merged so that the keys and corresponding elements for the entire sequence of elements exist in one data structure. Recursive merging can be completed in a constant time, which is not proportional to the length of the sequence.Type: GrantFiled: November 24, 2009Date of Patent: February 19, 2013Assignee: Microsoft CorporationInventor: Igor Ostrovsky
-
Patent number: 8380908Abstract: Embodiments of systems, apparatuses, and methods for emulating an input/output Advanced Programmable Interrupt Controller are disclosed. In one embodiment, an apparatus includes a first interrupt controller having a first programming model, and emulation logic to emulate a second interrupt controller having a second programming model that is different from the first programming model. The emulation logic is also to mask one of a plurality of interrupt requests to the first interrupt controller for each of the plurality of interrupt requests handled by the emulation logic.Type: GrantFiled: December 31, 2009Date of Patent: February 19, 2013Assignee: Intel CorporationInventors: Bruce L. Fleming, Arvind Mandhani
-
Patent number: 8347012Abstract: An electronic configuration circuit includes a processing circuit (2610) operable for executing instructions and responsive to interrupt requests and operable in a plurality of execution environments (EE) selectively wherein a said execution environment (EE) is activated or suspended, a first configuration register (SCR) coupled to the processing circuit (2610) for identifying the interrupt request as an ordinary interrupt request IRQ when the execution environment (EE) is activated (EE_Active); and a second configuration register (SSM_FIQ_EE_y) for associating an identification of that execution environment (EE) with the same interrupt request, the processing circuit (2610) coupled (5910) to the second configuration register (SSM_FIQ_EE_y) to respond to the same interrupt request as a more urgent type of interrupt request when that execution environment (EE) is suspended (5920).Type: GrantFiled: January 15, 2010Date of Patent: January 1, 2013Assignee: Texas Instruments IncorporatedInventors: Steven Goss, Gregory R. Conti
-
Patent number: 8312198Abstract: A technique to enable efficient interrupt communication within a computer system. In one embodiment, an advanced programmable interrupt controller (APlC) is interfaced via a set of bits within an APIC interface register using various interface instructions or operations, without using memory-mapped input/output (MMIO).Type: GrantFiled: January 24, 2012Date of Patent: November 13, 2012Assignee: Intel CorporationInventors: Keshavan Tiruvallur, Rajesh Parthasarathy, James B. Crossland, Shivnandan Kaushik, Luke Hood