Abstract: A bus controller controls an access to a bus connected to a first device which operates in synchronization with a first clock signal and a second device which operates in asynchronization with the first clock signal. The controller includes a detector. The detector receives an access request from a central processing unit which operates in synchronization with a second clock signal different from the first clock signal to detect whether the access request represents an access to the first device or an access to the second device. The controller further includes an access controlling signal generator. The access controlling signal generator generates a first access controlling signal for controlling an access of the first device to the bus in synchronization with the first clock signal and for supplying the first access controlling signal to the first device, in a case where the access request represents the access to the first device.
Type:
Grant
Filed:
March 20, 1997
Date of Patent:
June 29, 1999
Assignee:
Matsushita Electric Industrial Co., Ltd.