In Combination With Broadcast Means, E.g., For Invalidation Or Updating, Etc. (epo) Patents (Class 711/E12.034)
-
Patent number: 8874856Abstract: A false sharing detecting apparatus for analyzing a multi-thread application, the false sharing detecting apparatus includes an operation set detecting unit configured to detect an operation set having a chance of causing performance degradation due to false sharing, and a probability calculation unit configured to calculate a first probability defined as a probability that the detected operation set is to be executed according to an execution pattern causing performance degradation due to false sharing, and calculate a second probability based on the calculated first probability. The second probability is defined as a probability that performance degradation due to false sharing occurs with respect to an operation included in the detected operation set.Type: GrantFiled: June 17, 2011Date of Patent: October 28, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Hyun Cho, Sung-Do Moon
-
Patent number: 8812793Abstract: Embodiments of the invention address deficiencies of the art in respect to cache coherency management and provide a novel and non-obvious method, system and apparatus for silent invalid state transition handling in an SMP environment. In one embodiment of the invention, a cache coherency method can be provided. The cache coherency method can include identifying an invalid state transition for a cache line in a local node, evicting a corresponding cache directory entry for the cache line, forwarding an invalid state transition notification to a node controller for a home node for the cache line in order for the home node to evict a corresponding cache directory entry for the cache line, and relinquishing ownership of the cache line to the home node.Type: GrantFiled: June 19, 2006Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventors: Marcus L. Kornegay, Ngan N. Pham, Brian T. Vanderpool
-
Patent number: 8607003Abstract: Methods, apparatuses, and computer program products for memory access to a dual in-line memory module (DIMM) form factor flash memory are provided. Embodiments include receiving, by a controller from a processor through cacheable memory in the processor, a read request; transmitting, by the controller, the read request to the DIMM form factor flash memory; polling, by the controller, a read queue in the DIMM form factor flash memory until data is ready for the read request; copying from the DIMM form factor flash memory, by the controller, the data corresponding to the read request to a read queue in the controller; transmitting, by the controller on an interface between the controller and the processor, an invalidate command for the cacheable memory; and in response to receiving the invalidate command, reading by the processor the data stored in the read queue in the controller.Type: GrantFiled: July 15, 2011Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Patrick M. Bland, Dhruv M. Desai, Jimmy G. Foster, Sr., Makoto Ono
-
Patent number: 8560776Abstract: A method and apparatus for eliminating, in a multi-nodes data handling system, contention for exclusivity of lines in cache memory through improved management of system buses, processor cross-invalidate stacks, and the system operations that can lead to these requested cache operations being rejected.Type: GrantFiled: January 29, 2008Date of Patent: October 15, 2013Assignee: International Business Machines CorporationInventors: Garrett M. Drapala, Pak-kin Mak, Vesselina K. Papazova, Craig R. Walters
-
Patent number: 8131913Abstract: A method and system for the selective broadcasting of commands to a subset of a plurality of devices connected in series to a memory controller, where each of the plurality of devices has a unique identification number (ID). The memory controller designates the subset of devices to execute the command, excluding the non-selected devices from executing the command. The memory controller encodes the ID numbers of the designated devices into a single coded address, and sends the command along with the coded address in a packet to the series connected devices. Each device receives the packet in a serial bitstream and decodes the coded address using its ID number in order to determine whether it is selected or not. If the device is selected, the command is executed. Otherwise, the packet is forwarded without executing the command.Type: GrantFiled: October 20, 2008Date of Patent: March 6, 2012Assignee: MOSAID Technologies IncorporatedInventor: Hong Beom Pyeon
-
Patent number: 8108631Abstract: A method, including: initiating a memory operation at a first node including a first memory controller (MC) and a transaction table configured to store a list of nodes affected by the memory operation, transmitting a store request signal to a second node including a second MC and an access table (AT) where the store request signal includes data from the first MC, storing data to the AT in entries corresponding to memory address(es) (MAs) affected by the memory operation, identifying a memory conflict with one or more nodes in the list of nodes when the MAs affected by the memory operation are also affected by one or more conflicting transactions listed in the AT, transmitting an abort signal from the second node to each of the nodes corresponding to the memory conflict, and transmitting an intent to commit signal from the first node to the second node.Type: GrantFiled: July 18, 2008Date of Patent: January 31, 2012Assignee: Oracle America, Inc.Inventors: Pranay Koka, Brian W. O'Krafka
-
Patent number: 8015363Abstract: A process to make the cache memory of a processor consistent includes the processor processing a request to write data to an address in its memory marked as being in the shared state. The address is transmitted to the other processors, data are written into the processor's cache memory and the address changes to the modified state. An appended memory associated with the processor memorizes the address, the data and an associated marker in a first state. The processor then receives the address with an indicator. If the indicator indicates that the processor must perform the operation and if the associated marker is in the first state, the data are kept in the modified state. If the indicator does not indicate that the processor must perform the operation and if the processor receives an order to mark the data to be in the invalid state, the marker changes to a second state.Type: GrantFiled: September 15, 2009Date of Patent: September 6, 2011Assignee: STMicroelectronics S.A.Inventors: Jean-Philippe Cousin, Jean-Jose Berenguer, Gilles Pelissier
-
Patent number: 7941611Abstract: A cache coherent data processing system includes at least a first cache memory supporting a first processing unit and a second cache memory supporting a second processing unit. The first cache memory includes a cache array and a cache directory of contents of the cache array. In response to the first cache memory detecting on an interconnect a broadcast operation that specifies a request address, the first cache memory determines from the operation a type of the operation and a coherency state associated with the request address. In response to determining the type and the coherency state, the first cache memory filters out the broadcast operation without accessing the cache directory.Type: GrantFiled: April 18, 2008Date of Patent: May 10, 2011Assignee: International Business Machines CorporationInventors: Benjiman L. Goodman, Guy L. Guthrie, William J. Starke, Derek E. Williams
-
Patent number: 7890700Abstract: A method, system, and computer program product for cross-invalidation handling in a multi-level private cache are provided. The system includes a processor. The processor includes a fetch address register logic in communication with a level 1 data cache, a level 1 instruction cache, a level 2 cache, and a higher level cache. The processor also includes a set of cross-invalidate snapshot counter implemented in the fetch address register. Each cross-invalidate snapshot counter tracks an amount of pending higher level cross-invalidations received before new data for the corresponding cache miss is returned from the higher-level cache. The processor also includes logic executing on the fetch address register for handling level 1 data cache misses and interfacing with the level 2 cache. In response to the new data, and upon determining that older cross-invalidations are pending, the new data is prevented from being used by the processor.Type: GrantFiled: March 19, 2008Date of Patent: February 15, 2011Assignee: International Business Machines CorporationInventors: Ka Shan Choy, Jennifer A. Navarro, Chung-Lung Kevin Shum, Aaron Tsai
-
Patent number: 7822944Abstract: Systems and methods for optimizing random access retrieval of a requested data item in a radio frequency identification (RFID) tag are provided. During random access retrieval, a first read of a memory bank in the RFID tag is performed. The first read providers a set of identifier indices stored in a packed object in the memory bank of the RFID tag and a length of the packed object. A determination is then made whether a retrieved identifier index represents the requested data item to be retrieved. A second read of the memory bank, accessing the portion of the memory bank including the data items, is then performed. The location of the data item in the packed object may optionally be determined prior to the second read.Type: GrantFiled: May 29, 2007Date of Patent: October 26, 2010Assignee: Symbol Technologies, Inc.Inventor: Frederick Schuessler
-
Patent number: 7757149Abstract: Decoding by passing messages back and forth between a set of variable nodes and a set of check nodes, where at least one of the nodes broadcasts the same message to each of its associated nodes, is provided. For example, the variable nodes can broadcast and the check nodes can provide individual messages. Alternatively, the check nodes can broadcast and the variable nodes can provide individual messages. As another alternative, the variable nodes and the check nodes can both broadcast to their associated nodes. Broadcasting reduces the number of interconnections required between variable nodes and check nodes. Broadcasting is enabled by providing local storage within the nodes and/or by providing extra processing steps within the nodes.Type: GrantFiled: October 12, 2005Date of Patent: July 13, 2010Inventors: Weizhuang Xin, Chien-Hsin Lee
-
Patent number: 7747826Abstract: A cache coherent data processing system includes at least first and second coherency domains each including at least one processing unit. The first coherency domain includes a first cache memory, and the second coherency domain includes a coherent second cache memory. The first cache memory within the first coherency domain of the data processing system holds a memory block in a storage location associated with an address tag and a coherency state field. The coherency state field is set to a state that indicates that the address tag is valid, that the storage location does not contain valid data, and that the memory block is likely cached only within the first coherency domain.Type: GrantFiled: April 15, 2008Date of Patent: June 29, 2010Assignee: International Business Machines CorporationInventors: Jason F. Cantin, James S. Fields, Jr., Steven R. Kunkel, William J. Starke
-
Patent number: 7743218Abstract: A cache coherent data processing system includes at least first and second coherency domains. In a first cache memory within the first coherency domain of the data processing system, a coherency state field associated with a storage location and an address tag is set to a first data-invalid coherency state that indicates that the address tag is valid and that the storage location does not contain valid data.Type: GrantFiled: August 13, 2008Date of Patent: June 22, 2010Assignee: International Business Machines CorporationInventors: Guy L. Guthrie, William J. Starke, Jeffrey A. Stuecheli, Derek E. Willams