Data Cache Being Concurrently Virtually Addressed (epo) Patents (Class 711/E12.064)
-
Patent number: 11886877Abstract: A processor may include a plurality of data memories storing operands that may be operated upon by the processor. Load/store operations may specify a memory location in one of the data memories to be accessed using a memory select value that selects the data memory and an address within the selected data memory. The memory select values may be mapped from virtual memory select values associated with the load/store operations to physical memory select values that may be used to access the data memory.Type: GrantFiled: December 13, 2021Date of Patent: January 30, 2024Assignee: Apple Inc.Inventors: Richard T. Witek, Peter C. Eastty, Rajarshi Mukherjee
-
Patent number: 11347869Abstract: A method is provided. The method is implemented by a secure interface control of a computer that prevents unauthorized accesses to locations in a memory of the computer. The secure interface control determines that a host absolute page is not previously mapped to a virtual page in accordance with securing the host absolute page and a host virtual page is not already mapped to an absolute page in accordance with securing the host absolute page.Type: GrantFiled: March 8, 2019Date of Patent: May 31, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Martin Schwidefsky, Heiko Carstens, Jonathan D. Bradbury, Lisa Cranton Heller
-
Patent number: 10019174Abstract: A storage device may be configured to determine a delay associated with execution of a read operation responsive to a read command for data stored at the storage device. The storage device may send a notification that indicates the delay, that includes data that indicates a duration of the delay, or both. In response to receiving the notification, an access device may be configured to generate a second read command for redundant associated with data stored at the storage device.Type: GrantFiled: October 27, 2015Date of Patent: July 10, 2018Assignee: SANDISK TECHNOLOGIES LLCInventors: Brian Walter O'Krafka, Johann George, Akshay Mathur
-
Patent number: 8914611Abstract: An address translation buffer (TLB) which holds pairs of virtual addresses and physical addresses by respective page sizes and performs an address translation, a storage unit which holds a pair of a virtual address removed from the TLB and page size corresponding thereto when a pair of a new virtual address and physical address read from a page table is registered to the TLB, base registers which hold a base address by each page size are held. The TLB is searched based on a translation object virtual address included in a memory access request, and when a TLB miss occurs, a main storage is searched based on a pointer address generated from information held by the storage unit and the base register, and the translation object virtual address is translated into the physical address.Type: GrantFiled: July 31, 2012Date of Patent: December 16, 2014Assignee: Fujitsu LimitedInventor: Hiroaki Kimura
-
Patent number: 8868879Abstract: A system on chip includes a random access memory, a read-only memory, and a processor. The processor is configured to, during a development phase of the system on chip, read program code from the random access memory and execute the program code. The program code is developed during the development phase until a completed version of the program code is reached. The processor is configured to, during an operational phase of the system on chip, (i) read the completed version from the read-only memory, (ii) execute the completed version, and (iii) cache data in the random access memory. The processor is configured to, during the operational phase and in response to an improvement to the completed version of the program code being developed, (i) read program code corresponding to the improvement from the random access memory, and (ii) read remaining portions of the completed version from the read-only memory.Type: GrantFiled: August 20, 2013Date of Patent: October 21, 2014Assignee: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Patent number: 8296518Abstract: An apparatus includes a TLB storing a part of a TSB area included in a memory accessed by the apparatus. The TSB area stores an address translation pair for translating a virtual address into a physical address. The apparatus further includes a cache memory that temporarily stores the pair; a storing unit that stores a starting physical address of the pair stored in the memory unit; a calculating unit that calculates, based on the starting physical address and a virtual address to be converted, a TSB pointer used in obtaining from the TSB area a corresponding address translation pair corresponding to the virtual address to be converted; and an obtaining unit that obtains the corresponding pair from the TSB area using the TSB pointer calculated and stores the corresponding pair in the cache memory, if the corresponding pair is not retrieved from the TLB or the cache memory.Type: GrantFiled: November 24, 2009Date of Patent: October 23, 2012Assignee: Fujitsu LimitedInventor: Masaharu Maruyama
-
Publication number: 20110231593Abstract: An embodiment provides a virtual address cache memory including: a TLB virtual page memory configured to, when a rewrite to a TLB occurs, rewrite entry data; a data memory configured to hold cache data using a virtual page tag or a page offset as a cache index; a cache state memory configured to hold a cache state for the cache data stored in the data memory, in association with the cache index; a first physical address memory configured to, when the rewrite to the TLB occurs, rewrite a held physical address; and a second physical address memory configured to, when the cache data is written to the data memory after the occurrence of the rewrite to the TLB, rewrite a held physical address.Type: ApplicationFiled: December 1, 2010Publication date: September 22, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kenta YASUFUKU, Shigeaki IWASA, Yasuhiko KUROSAWA, Hiroo HAYASHI, Seiji MAEDA, Mitsuo SAITO
-
Publication number: 20100070708Abstract: An apparatus includes a TLB storing a part of a TSB area included in a memory accessed by the apparatus. The TSB area stores an address translation pair for translating a virtual address into a physical address. The apparatus further includes a cache memory that temporarily stores the pair; a storing unit that stores a starting physical address of the pair stored in the memory unit; a calculating unit that calculates, based on the starting physical address and a virtual address to be converted, a TSB pointer used in obtaining from the TSB area a corresponding address translation pair corresponding to the virtual address to be converted; and an obtaining unit that obtains the corresponding pair from the TSB area using the TSB pointer calculated and stores the corresponding pair in the cache memory, if the corresponding pair is not retrieved from the TLB or the cache memory.Type: ApplicationFiled: November 24, 2009Publication date: March 18, 2010Applicant: FUJITSU LIMITEDInventor: Masaharu MARUYAMA