Programmable (e.g., Eprom) Patents (Class 712/37)
-
Patent number: 7958286Abstract: Programmable on-chip identification circuitry and associated method are disclosed that provide integrated circuits with the ability to select and report from multiple different vendor and system identification configurations. The integrated circuit device includes programmable circuitry that utilizes vendor identification, system identification, configuration or other device information provided or selected at least in part based upon selection information from a source external to the integrated circuit. The selection information may be provided through one or more externally generated digital and/or analog control signals that are then processed within the integrated circuit device to select, access and utilize desired identification information stored in an on-chip database.Type: GrantFiled: January 19, 2006Date of Patent: June 7, 2011Assignee: Silicon Laboratories Inc.Inventors: David P. Bresemann, Alan F. Hendrickson, Robert C. Wagner
-
Publication number: 20110131393Abstract: One embodiment of the present includes a heterogenous, high-performance, scalable processor having at least one W-type sub-processor capable of processing W bits in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value wherein and smaller than W by a factor of two. The processor further includes a shared bus coupling the at least one W-type sub-processor and at least one N-type sub-processor and memory shared coupled to the at least one W-type sub-processor and the at least one N-type sub-processor, wherein the W-type sub-processor rearranges memory to accommodate execution of applications allowing for fast operations.Type: ApplicationFiled: May 18, 2010Publication date: June 2, 2011Applicant: 3PLUS1 TECHNOLOGY, INC.Inventors: Amit Ramchandran, John Reid Hauser, JR.
-
Patent number: 7937559Abstract: A processor generation system includes the ability to describe processors with three instruction sizes. In one example implementation, instructions can be 16-, 24- and 64-bits. This enables a new range of architectures that can exploit parallelism in architectures. In particular, this enables the generation of VLIW architectures. According to another aspect, the processor generator allows a designer to add a configurable number of load/store units to the processor. In order to accommodate multiple load/store units, local memories connected to the processor can have multiple read and write ports (one for each load/store unit). This further allows the local memories to be connected in any arbitrary connection topology. Connection box hardware is automatically generated that provides an interface between the load/store units and the local memories based on the configuration.Type: GrantFiled: June 11, 2007Date of Patent: May 3, 2011Assignee: Tensilica, Inc.Inventors: Akilesh Parameswar, James Alexander Stuart Fiske, Ricardo E. Gonzalez
-
Patent number: 7886130Abstract: A system-on-a-chip integrated circuit has a field programmable gate array core having logic clusters, static random access memory modules, and routing resources, a field programmable gate array virtual component interface translator having inputs and outputs, wherein the inputs are connected to the field programmable gate array core, a microcontroller, a microcontroller virtual component interface translator having input and outputs, wherein the inputs are connected to the microcontroller, a system bus connected to the outputs of the field programmable gate array virtual component interface translator and also to the outputs of said microcontroller virtual component interface translator, and direct connections between the microcontroller and the routing resources of the field programmable gate array core.Type: GrantFiled: December 29, 2008Date of Patent: February 8, 2011Assignee: Actel CorporationInventors: Arunangshu Kundu, Arnold Goldfein, William C. Plants, David Hightower
-
Publication number: 20100321579Abstract: The present specification discloses a processing architecture that has multiple levels of parallelism and is highly configurable, yet optimized for media processing. At the highest level, the architecture is structured to enable each processor, which is dedicated to a specific media processing function, to operate substantially in parallel. In addition to processor-level parallelism, each processing unit can operate on multiple words in parallel, rather than just a single word per clock cycle. Moreover, at the instruction level, the control data memory, data memory, and function specific dath paths can be controlled all within the same clock cycle.Type: ApplicationFiled: February 11, 2010Publication date: December 23, 2010Inventors: Mohammad Ahmad, Mohammad Usman, Sherjil Ahmed
-
Publication number: 20100262805Abstract: A processor has a central processing unit (CPU), a first CPU register set, a second CPU register set, a multiplexer logic for either coupling the first or the second CPU register set with the CPU, and control logic for controlling the multiplexer logic to switch from the first CPU register set to the second CPU register set upon receipt of at least one of a plurality of interrupt signals, wherein the at least one of a plurality of interrupt signals must meet a condition that is programmable within the control logic.Type: ApplicationFiled: March 29, 2010Publication date: October 14, 2010Inventors: Robert Sean Justice, Tyler Nye Boddie, Joseph Triece
-
Publication number: 20100243594Abstract: A safety device is disclosed for a gantry crane configured to lift containers from a truck driven chassis. The safety device estimates truck movement when the gantry crane lifts the container and sends an alert to avert lifting the truck when the container fails to decouple from the chassis. Motion sensors are disclosed that are configured to coupled to a trolley of a gantry crane and used to create an estimate of the front or back region near a container being lifted. A processor may use the motion sensor signals to avert lifting the truck and/or to avert an Optical Character Recognition (OCR) system reporting a container identification failure when a hatch cover is lifted off of a ship. In various embodiments, the processor may be included in the safety device and/or in the OCR system.Type: ApplicationFiled: March 26, 2010Publication date: September 30, 2010Inventors: Henry King, Toru Takehara
-
Publication number: 20100250898Abstract: A general-purpose processing element has a program holding portion that can hold a program by which a specific function is implemented in the general-purpose processing element. A distributed processing system according to the invention includes a control unit, a plurality of processing elements connected to the control unit, and a client, wherein the plurality of processing elements include the above-described processing element.Type: ApplicationFiled: March 22, 2010Publication date: September 30, 2010Applicant: Olympus CorporationInventors: Takayuki NAKATOMI, Mitsunori Kubo, Arata Shinozaki
-
Patent number: 7769912Abstract: A software-defined radio (SDR) system comprising: 1) a reconfigurable baseband subsystem for supporting a plurality of wireless communication standards comprising a first plurality of reconfigurable context-based operation instruction set processors; and 2) a reconfigurable application subsystem for supporting a plurality of end-user applications comprising a second plurality of reconfigurable context-based operation instruction set processors. Each of the first and second pluralities of reconfigurable context-based operation instruction set processors comprises: i) a reconfigurable data path comprising a plurality of reconfigurable functional blocks; and ii) a programmable finite state machine that controls the reconfigurable data path, wherein the programmable finite state machine is capable of executing a plurality of instructions associated with a particular function.Type: GrantFiled: June 1, 2005Date of Patent: August 3, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Eran Pisek, Jasmin Oz, Yan Wang, Ronald J. Webb
-
Patent number: 7765382Abstract: A semiconductor device includes a plurality of processing clusters that operate synchronously internally and arranged in a M×N matrix. Each processing cluster is formed as a plurality of processing elements and clocked buses that interconnect the processing elements within each processing cluster. A self-synchronous cluster wrapper is operative with the processing elements such that each processing cluster forms a programmable module. Self-synchronous global and local buses interconnect the processing clusters for communicating externally. An input/output circuit interconnects the global and local buses.Type: GrantFiled: April 4, 2007Date of Patent: July 27, 2010Assignee: Harris CorporationInventor: David B. Chester
-
Patent number: 7765512Abstract: A circuit is implemented using a programmable logic device (PLD) that includes an array of programmable logic and routing resources. The circuit includes a processor, a configuration port, a relocatable circuit, and an interface circuit. The processor accesses an address space using read and write transactions issued on an interface bus. The programmable logic and interconnect resources are configurable via the configuration port. The relocatable circuit is implemented in a selected region within the array by configuring the programmable logic and interconnect resources in the selected region with configuration data via the configuration port. The interface circuit translates the transactions accessing a portion of the address space assigned to the relocatable circuit into a fixed address space of the relocatable circuit. The configuration data for implementing the relocatable circuit is independent of the portion of the address space assigned to the relocatable circuit.Type: GrantFiled: March 25, 2008Date of Patent: July 27, 2010Assignee: Xilinx, Inc.Inventors: Stephen A. Neuendorffer, Parimal Patel
-
Patent number: 7725624Abstract: In general, in one aspect, the disclosure describes a system including multiple programmable processing units, a dedicated hardware multiplier, and at least one bus connecting the multiple processing units and multiplier.Type: GrantFiled: December 30, 2005Date of Patent: May 25, 2010Assignee: Intel CorporationInventors: Wajdi K. Feghali, William C. Hasenplaugh, Gilbert M. Wolrich, Daniel R. Cutter, Vinodh Gopal, Gunnar Gaubatz
-
Publication number: 20100095088Abstract: A cell element field for data processing having function cells for execution of algebraic and/or logic functions and memory cells for receiving, storing and/or outputting information is described. A control connection may lead from the function cells to the memory cells.Type: ApplicationFiled: September 30, 2009Publication date: April 15, 2010Inventor: MARTIN VORBACH
-
Patent number: 7668992Abstract: A reconfigurable context-based operation instruction set processor for use in a processing system capable of executing a first instruction set. The reconfigurable context-based operation instruction set processor comprises: 1) a reconfigurable data path comprising a plurality of reconfigurable functional blocks; and 2) a programmable finite state machine capable of controlling the reconfigurable data path. The programmable finite state machine is capable of executing a first plurality of context-related instructions that are a first subset of the first instruction set.Type: GrantFiled: May 6, 2005Date of Patent: February 23, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Eran Pisek, Jasmin Oz, Yan Wang
-
Patent number: 7653806Abstract: Systems and apparatuses are presented relating a programmable processor comprising an execution unit that is operable to decode and execute instructions received from an instruction path and partition data stored in registers in the register file into multiple data elements, the execution unit capable of executing a plurality of different group floating-point and group integer arithmetic operations that each arithmetically operates on multiple data elements stored registers in a register file to produce a catenated result that is returned to a register in the register file, wherein the catenated result comprises a plurality of individual results, wherein the execution unit is capable of executing group data handling operations that re-arrange data elements in different ways in response to data handling instructions.Type: GrantFiled: October 29, 2007Date of Patent: January 26, 2010Assignee: Microunity Systems Engineering, Inc.Inventors: Craig Hansen, John Moussouris
-
Patent number: 7653805Abstract: A semiconductor device for performing data processing by performing a plurality of computations in cycles includes a pipeline formed by connecting a plurality of computing units in series, each of the computing units including: a data line for receiving data; a control line for receiving a rule signal; a circuit information control unit configured to store, before data processing, several circuit information items, and to output a first one of the several circuit information items according to the rule signal received via the control line in a first cycle of the data processing; a processing element configured to construct an execution circuit according to the first circuit information item, to perform a computation using data from the data line, and to output a computation result; a data register for storing the computation result, and for outputting the computation result in a second cycle; and a control register for storing the rule signal and for outputting the rule signal in the second cycle.Type: GrantFiled: March 23, 2007Date of Patent: January 26, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Yoshikawa, Shigehiro Asano, Yutaka Yamada
-
Patent number: 7627458Abstract: A method is provided to automatically allocate resources of an integrated circuit (IC) to form multipliers in a given design to optimize the use of IC resources. Information about the multipliers in the design is extracted to place the multipliers into a priority order. The priority allows primitives in the IC, like DSP blocks LUTs or MUXCYs to be economically allocated to the multipliers. The ordering criteria can include: (1) a user defined criteria, (2) the number of primitives required to implement a multiplier, or (3) a size of the multiplier operands. This invention further optimally allocates LUTs and MUXCYs when DSP48 blocks are exhausted. The steps for generating a multiplier include: constructing a partial product matrix and minimizing the adders used in the multiplier by minimizing the size of support for the partial products. Either LUTs or MUXCYs are selected depending on the size of support determined.Type: GrantFiled: December 21, 2005Date of Patent: December 1, 2009Assignee: XILINX, Inc.Inventors: David Nguyen Van Mau, Yassine Rjimati
-
Publication number: 20090292901Abstract: An apparatus providing for a secure execution environment including a microprocessor and a secure non-volatile memory. The microprocessor executes non-secure application programs and a secure application program. The secure application program is executed exclusively within a secure execution mode within the microprocessor. The non-secure application programs are accessed from a system memory via a system bus. The microprocessor has a non-volatile enabled indicator register that is configured indicate whether the microprocessor is within the secure execution mode or a non-secure execution mode, where contents of the non-volatile enabled indicator register persist through power removal and reapplication to the microprocessor.Type: ApplicationFiled: October 31, 2008Publication date: November 26, 2009Applicant: VIA TECHNOLOGIES, INCInventors: G. Glenn Henry, Terry Parks
-
Patent number: 7613901Abstract: An integrated circuit package includes a processing core for operating on a set of instructions to carry out predefined processes. A plurality of comparators perform compare operations within the integrated circuit package. At least one control register is associated with each of the plurality of comparators, and each of the plurality of comparators are software programmable to control a hysteresis of the comparators responsive to control bits established in the at least one control register of the comparator by the processing core. An amount of positive hysteresis is programmed via a first group of the control bits and an amount of negative hysteresis is programmed via a second group of the control bits.Type: GrantFiled: March 30, 2007Date of Patent: November 3, 2009Assignee: Silicon Labs CP, Inc.Inventors: Donald E. Alfano, Danny J. Allred, Douglas S. Piasecki, Kenneth W. Fernald, Ka Y. Leung, Brian Caloway, Alvin Storvik, Paul Highley, Douglas R. Holberg
-
Patent number: 7603540Abstract: A method for dynamically programming Field Programmable Gate Arrays (FPGAs) in a coprocessor, the coprocessor coupled to a processor, includes: beginning an execution of an application by the processor; receiving an instruction from the processor to the coprocessor to perform a function for the application; determining that the FPGA in the coprocessor is not programmed with logic for the function; fetching a configuration bit stream for the function; and programming the FPGA with the configuration bit stream. In this manner, the FPGA are programmable “on the fly”, i.e., dynamically during the execution of an application. The hardware acceleration and resource sharing advantages provided by the FPGA can be utilized more often by the application. Logic flexibility and space savings on the chip comprising the coprocessor and processor are provided as well.Type: GrantFiled: July 2, 2008Date of Patent: October 13, 2009Assignee: International Business Machines CorporationInventors: Andreas C. Doering, Silvio Dragone, Andreas Herkersdorf, Richard G. Hofmann, Charles E. Kuhlmann
-
Publication number: 20090235241Abstract: A design system for generating configuration information and associated executable code based on a customisation specification, which includes application information including application source code and customisation information including design constraints, for implementing an instruction processor using re-programmable hardware, the system comprises a template generator for generating a template for each processor style identified as a candidate for implementation; an analyser for analysing instruction information for each template and determining instruction optimisations; a compiler for compiling the application source code to include the instruction optimisations and generate executable code; an instantiator for analysing architecture information for each template, determining architecture optimisations and generating configuration information including the architecture optimisations; and a builder for generating device-specific configuration information from the configuration information including theType: ApplicationFiled: May 27, 2009Publication date: September 17, 2009Inventors: Wayne Luk, Peter Y.K. Cheung, Shay Ping Seng
-
Patent number: 7587578Abstract: Provided is a reconfigurable processor or apparatus capable of changing a logic without any loss of input data and without any deterioration of data computing processing performance, which is impossible with a conventional reconfigurable processor or apparatus. The processor or apparatus is realized by a system for distributing only data necessary for computing among input data to a reconfigurable computing unit, and a system for changing an implemented logic of the reconfigurable computing unit by using non-computing time generated in the reconfigurable computing unit when data unnecessary for computing are being input to the processor.Type: GrantFiled: October 31, 2006Date of Patent: September 8, 2009Assignee: Hitachi, Ltd.Inventor: Takashi Isobe
-
Patent number: 7577779Abstract: Methods and systems for a RFIC master are disclosed. Aspects of one method may include configuring an on-chip programmable device that may function as a master on a bus that has at least one device interface, for example, RFIC interface, coupled to the bus. The on-chip programmable device may generate at least one signal to control at least one device coupled to at least one device interface. The on-chip programmable device may communicate the generated signal via the bus upon receiving an input timer signal and may be configured by writing at least one event data and an index-sample data to the on-chip programmable device. The index-sample data may comprise at least a count value and an event data index. When the count value equals a value of the timer signal, event data may be fetched and executed starting with the one specified by the event data index.Type: GrantFiled: February 14, 2006Date of Patent: August 18, 2009Assignee: Broadcom CorporationInventors: Frederic Hayem, Andrew du Preez, Louis Botha, Johan (Hendrik) Conroy
-
Patent number: 7577822Abstract: A reconfigurable processor (VPU) is designed for a technical environment having a standard processor (CPU) which has, for example, a DSP, RISC, CISC processor or a (micro)controller. The VPU and the CPU are coupled to form a processor-coprocessor arrangement. For the coupling, the CPU executes a program and provides, during the execution, configuration related information, in accordance with the configuration related information; a configuration load unit is instructed to load a configuration into the VPU and responsively loads the configuration into the VPU; the VPU processes data in accordance with the configuration; the CPU parallelly processes data by continuing the program execution if it can be continued without waiting for output of the VPU's data processing or, otherwise, executing a different program; and synchronization signals are transferred between the CPU and the VPU to synchronize the data processing of the VPU and CPU.Type: GrantFiled: September 9, 2002Date of Patent: August 18, 2009Assignee: Pact XPP Technologies AGInventor: Martin Vorbach
-
Patent number: 7568085Abstract: A field programmable gate array includes a virtual bus interface that receives a control word from a host processor over a standard I/O bus. A configurable very long instruction word (VLIW) controller receives the control word via virtual bus interface signals mapped from the virtual bus interface. A reconfigurable communication and control fabric controls the data paths and programming modes of single instruction-multiple data (SIMD) processing element cells. The configurable VLIW controller has an interface with the reconfigurable communication and control fabric. SIMD processing element cells are controlled by the configurable VLIW controller through the reconfigurable communication and control fabric via the interface.Type: GrantFiled: October 17, 2007Date of Patent: July 28, 2009Assignee: The Boeing CompanyInventor: Tirumale K. Ramesh
-
Publication number: 20090177865Abstract: Described is microprocessor architecture that includes at least one reconfigurable execution path (e.g., implemented via FPGAs or CPLDs). When an instruction is fetched, a mechanism determines whether the reconfigurable execution path (and/or which path) will handle that instruction. A content addressable memory may be used to determine the execution path when fed the instruction's operational code, or an arbiter and multiplexer may resolve conflicts if multiple instruction decode blocks recognize the same instruction. The execution path may be dynamically reconfigured, activated or deactivated as needed, such as to extend an instruction set, to optimize instructions for a particular application program, to implement a peripheral device, to provide parallel computing, and/or based on power consumption and/or processing power needs. Security may be provided by having the reconfigurable execution path loaded from an extension file that is associated with metadata, including security information.Type: ApplicationFiled: March 19, 2009Publication date: July 9, 2009Applicant: MICROSOFT CORPORATIONInventors: Richard Neil Pittman, Alessandro Forin, Nathaniel L. Lynch
-
Patent number: 7543294Abstract: Disclosed is a device architecture for running applications. The device architecture includes an operating system (OS) having an OS scheduler, a Dynamic Configurable Hardware Logic (DCHL) layer comprised of a plurality of Logic Elements (LEs) and, interposed between the OS and the DCHL layer, a TiEred Multi-media Acceleration Scheduler (TEMAS) that cooperates with the OS scheduler for scheduling and configuring the LEs of the DCHL to execute applications. In accordance with this invention, the scheduling uses inherited application priorities so that the algorithms begin to execute at the correct times, and without incurring any inefficient DCHL configuration costs. In the preferred embodiment the TEMAS is constructed to contain a Tier-1 scheduler that communicates with the OS scheduler, and at least one Tier-2 scheduler interposed between the Tier-1 scheduler and one DCHL configurable device.Type: GrantFiled: December 18, 2003Date of Patent: June 2, 2009Assignee: Nokia CorporationInventor: Yoshiya Hirase
-
Patent number: 7543283Abstract: The present invention relates to the design-time and run-time environments of instruction processors implemented in re-programmable hardware. In one aspect the present invention provides a design system for generating configuration information and associated executable code base on a customization specification, which includes application information including application source code and customization information including design constraints, for implementing an instruction processor using re-progammable hardware, the system comprising: a template generator; an analyzer; a compiler; an instantiator, and a builder. In another aspect the present invention provides a management system for managing run-time re-configuration of an instruction processor implemented using re-programmable hardware, comprising: a configuration library; a code library; a loader; a loader controller; a run-time monitor; an optimization determiner; and an optimization instructor.Type: GrantFiled: November 19, 2001Date of Patent: June 2, 2009Assignee: Imperial College Innovations LimitedInventors: Wayne Luk, Peter Y. K. Cheung, Shay Ping Seng
-
Patent number: 7539848Abstract: A system is disclosed comprising a logic circuit in an integrated circuit device, wherein the logic circuit comprises a logic fabric that includes a plurality of configurable logic blocks, switching blocks, and input/output blocks, wherein the logic fabric is configured according to configuration data provided to the integrated circuit device from an external memory and at least a portion of the logic fabric is configured as a configured processor to perform a first fixed logic function according to the configuration data. A fixed logic processor, a first auxiliary processing interface, a second fixed logic processor, a second auxiliary processing interface enable communication with the configured processor, wherein the configured processor remains configured to enable both the fixed logic processor and the second fixed logic processor to access the configured processor to perform the fixed logic function.Type: GrantFiled: September 30, 2005Date of Patent: May 26, 2009Assignee: Xilinx, Inc.Inventors: Stephen M. Douglass, Ahmad R. Ansari
-
Patent number: 7539993Abstract: Disclosed is a device architecture for running applications. The device architecture includes an operating system (OS) having an OS scheduler, a Dynamic Configurable Hardware Logic (DCHL) layer having a plurality of Logic Elements (LEs) and, interposed between the OS and the DCHL layer, a TiEred Multi-media Acceleration Scheduler (TEMAS) that cooperates with the OS scheduler for scheduling and configuring the LEs of the DCHL to execute applications. In the preferred embodiment the TEMAS is constructed to contain a Tier-1 scheduler that communicates with the OS scheduler, and at least one Tier-2 scheduler interposed between the Tier-1 scheduler and one DCHL configurable device.Type: GrantFiled: December 18, 2003Date of Patent: May 26, 2009Assignee: Nokia CorporationInventor: Yoshiya Hirase
-
Patent number: 7529909Abstract: Described is microprocessor architecture that includes at least one reconfigurable execution path (e.g., implemented via FPGAs or CPLDs). When an instruction is fetched, a mechanism determines whether the reconfigurable execution path (and/or which path) will handle that instruction. A content addressable memory may be used to determine the execution path when fed the instruction's operational code, or an arbiter and multiplexer may resolve conflicts if multiple instruction decode blocks recognize the same instruction. The execution path may be dynamically reconfigured, activated or deactivated as needed, such as to extend an instruction set, to optimize instructions for a particular application program, to implement a peripheral device, to provide parallel computing, and/or based on power consumption and/or processing power needs. Security may be provided by having the reconfigurable execution path loaded from an extension file that is associated with metadata, including security information.Type: GrantFiled: December 28, 2006Date of Patent: May 5, 2009Assignee: Microsoft CorporationInventors: Richard Neil Pittman, Alessandro Forin, Nathaniel L. Lynch
-
Patent number: 7529910Abstract: A reconfigurable processor equipped with reconfigurable circuits (RCs) comprises unit A for dividing data input to the processor, and outputting a part of pieces of divided data to a RC, unit B for selecting or binding at least one piece of divided data among divided data which is not outputted from the input data dividing unit and output data of the RC to output processed data to other RCs, at least one RS buffer for temporarily storing data input to unit B to match timings of output from the RC and output from the RS buffer, unit C for binding the output data of the RC, unit A, and unit B to output data from the processor, and at least one RO buffer for temporarily storing data input to unit C to match the timings of output from the RC, output from unit A, and output from unit B.Type: GrantFiled: March 19, 2007Date of Patent: May 5, 2009Assignee: Hitachi, Ltd.Inventor: Takashi Isobe
-
Patent number: 7515453Abstract: A memory device comprises a first and second integrated circuit dies. The first integrated circuit die comprises a memory core as well as a first interface circuit. The first interface circuit permits full access to the memory cells (e.g., reading, writing, activating, pre-charging and refreshing operations to the memory cells). The second integrated circuit die comprises a second interface that interfaces the memory core, via the first interface circuit, an external bus, such as a synchronous interface to an external bus. A technique combines memory core integrated circuit dies with interface integrated circuit dies to configure a memory device. A speed test on the memory core integrated circuit dies is conducted, and the interface integrated circuit die is electrically coupled to the memory core integrated circuit die based on the speed of the memory core integrated circuit die.Type: GrantFiled: June 23, 2006Date of Patent: April 7, 2009Assignee: MetaRAM, Inc.Inventor: Suresh N. Rajan
-
Publication number: 20090083553Abstract: A power supply includes multiple power cells and a master control system in communication with each of the power cells. The master controller includes a control processor configured to receive power cell control information and a host in communication with the control processor wherein the host is configured to receive command and status information.Type: ApplicationFiled: September 23, 2008Publication date: March 26, 2009Applicant: SIEMENS ENERGY & AUTOMATION, INC.Inventors: James A. Buckey, Ralph Raymond Flaugher
-
Patent number: 7509479Abstract: The invention relates to a computer containing a RAM-based primary part (Ht) with a stucturable RAM unit (2). On the input side, a first crossbar switch (1) is located upstream of said unit and a second crossbar switch (3) is located downstream. Address signals (18, 13) can be supplied from the first crossbar switch (1) to the RAN unit (2) or the second crossbar switch (3). Output signals (10) can be fed back from the second crossbar switch to the first crossbar switch (1) and can be output. An additional control part (St) for a configurable job sequencing of the primary part (Ht) comprises a counter unit (4) that is synchronised with the first crossbar switch (1) to create counter reading signals (12) for the first and second crossbar switch (1 and 3). The computer is particularly suitable for integrating a global cellular automaton (GCA).Type: GrantFiled: September 8, 2005Date of Patent: March 24, 2009Assignee: Siemens AktiengesellschaftInventor: Christian Siemers
-
Publication number: 20090075825Abstract: A computer system employs a network that between a data programming system and one or more superconducting programmable devices of a superconducting processor chip. Routers on the network, such as first-, second- and third-stage routers direct communications with the superconducting programmable devices. A superconducting memory register may load data signals received from a first-stage router into corresponding superconducting programmable devices. The system may employ additional superconducting chips, first-, second- or third-stage routers.Type: ApplicationFiled: August 18, 2008Publication date: March 19, 2009Inventors: Geordie Rose, Paul I. Bunyk
-
Patent number: 7500083Abstract: An accelerated processing system includes one or more conventional processors, one or more coprocessors, and high speed data links between the processors, coprocessors and memory. In an embodiment, an application program is compiled and linked to a library of macros, the macros are invoked at run time by the application program, the application program marks data to be processed by the one or more coprocessors. A service and control coprocessor streams the marked data to the one or more coprocessors for processing. In an embodiment, a coprocessor is configured to analyze software code and data, to schedule processing of the software code and data in another coprocessor, and to manipulate the data based on the type of data that the other coprocessor is configured to process.Type: GrantFiled: August 15, 2005Date of Patent: March 3, 2009Assignee: Silicon InformaticsInventors: Hemant Vrajlal Trivedi, Robert M. Keller
-
Patent number: 7493473Abstract: A method is provided for using a reconfigurable control structure that includes a hard-wired control unit configured to execute a pre-defined instruction set and a programmable control unit configured to execute a programmable instruction set. The method includes associating with each of a plurality of instructions to be executed an operating code to be sent to both the hard-wired control unit and the programmable control unit. The operating code includes at least one bit identifying only one of either the hard-wired control unit or the programmable control unit. The identified control unit is designed to generate control signals for the instruction to be executed.Type: GrantFiled: January 19, 2007Date of Patent: February 17, 2009Assignee: STMicroelectronics S.r.l.Inventors: Francesco Pappalardo, Agatino Pennisi
-
Patent number: 7493455Abstract: To provide a memory-writing device which can simply and reliably write desired data to a nonvolatile memory of an electronic device, connection is made with an ECU to perform write processing to write write data from the memory-writing device to a flash ROM by copying a write-control program from the external portion to a RAM and executing the write-control program, and by sequentially sending the foregoing write-control program and write data to this ECU together with sending, at a predetermined timing, write-control information required for the ECU to execute the write-control program, the write-control program and the write-control information are stored in a freely attachable and removable first ROM and the write-control information stored in the first ROM is read and sent to the ECU at a memory-rewriting device to cause the write processing to be performed in the ECU. According to this device, an ECU of differing specifications can be supported merely by exchanging the first ROM.Type: GrantFiled: September 2, 2005Date of Patent: February 17, 2009Assignee: DENSO CorporationInventors: Yukari Terada, Yoshihiro Kawase, Yoshiaki Kida, Takashi Ishida
-
Patent number: 7489779Abstract: An integrated circuit for implementing the secure hash algorithm is provided. According to one aspect of the integrated circuit, the integrated circuit includes a data path and a controller controlling operation of the data path. According to another aspect of the integrated circuit, the data path is capable of handling each round of processing reiteratively. The controller further includes an address control module and a finite state machine.Type: GrantFiled: March 5, 2002Date of Patent: February 10, 2009Assignee: QSTHoldings, LLCInventor: Walter James Scheuermann
-
Publication number: 20090031110Abstract: A microcode patch expansion mechanism includes a patch RAM, an expansion RAM, and a controller. The patch RAM stores a first plurality of patch instructions. The first plurality is to be executed by the microprocessor in place of one or more micro instructions which are stored in a microcode ROM. The expansion RAM stores a second plurality of patch instructions. The number of the second plurality is greater than the number of the first plurality. The second plurality is to be executed by the microprocessor in place of a second one or more micro instructions which are stored in the microcode ROM. The controller executes an EXPRAM micro instruction directing that one or more of the second plurality of patch instructions be loaded into the patch RAM, and loads the one or more of the second plurality of patch instructions into the patch RAM.Type: ApplicationFiled: July 24, 2007Publication date: January 29, 2009Applicant: VIA TECHNOLOGIESInventors: G. GLENN HENRY, TERRY PARKS
-
Publication number: 20090031109Abstract: A microcode patch apparatus including a patch array, a mux, and a RAM. The patch array receives a microcode ROM address and determines that the microcode ROM address matches one of a plurality of entries within the patch array. The patch array outputs a corresponding branch instruction and asserts a hit signal. The branch instruction prescribes a microcode branch target address. The mux receives the branch instruction from the patch array and a micro instruction corresponding to the microcode ROM address from a microcode ROM. The mux provides the micro instruction or the corresponding branch instruction to an instruction register based upon the state of the hit signal. The RAM stores a plurality of patch instructions that are to be executed in place of the micro instruction. The first one of the plurality of patch instructions is stored at a location in the RAM corresponding to the microcode branch target address.Type: ApplicationFiled: July 24, 2007Publication date: January 29, 2009Applicant: VIA TECHNOLOGIESInventors: G. GLENN HENRY, TERRY PARKS
-
Patent number: 7480786Abstract: Methods and cores using an existing processor implemented in a Programmable Logic Device (PLD) to emulate a target processor, where the existing and target processors support different instruction sets and conform to different bus interface protocols. A bus interface unit is coupled to an existing processor in a PLD. The bus interface unit is implemented using the programmable logic resources of the PLD, while the existing processor can be a dedicated processor or an existing “soft” processor. The bus interface unit acts as a peripheral device to translate bus transactions from the existing bus protocol (i.e., the bus protocol understood by the existing processor) to the target bus protocol. In addition, a stored emulation program emulates the target instruction set while executing instructions using the instruction set supported by the existing processor.Type: GrantFiled: April 16, 2003Date of Patent: January 20, 2009Assignee: Xilinx, Inc.Inventor: Eric J. Crabill
-
Publication number: 20080307199Abstract: The present invention relates to a portable extended display identification data (EDID) burning device, which could perform an EDID burning operation via an input device without connecting to a computer. The portable EDID burning device comprises: at least one video connection interface connected to a to-be-burned display device, a memory unit used for storing EDID and system data, an input device interface used for connecting to the input device, and a microcontroller electronically connected to the at least one video connection interface, the memory unit and the input device interface. Therefore, the present invention could be departed from a computer structure and could directly burn in the EDID. That is, the present invention could burn in more than one connection interface at a time during an independent operation, thereby saving cost and time.Type: ApplicationFiled: December 28, 2007Publication date: December 11, 2008Applicant: Tatung CompanyInventors: Shih-Hua Tseng, Jhih-Jen Wu
-
Publication number: 20080307200Abstract: The present invention relates to a method of burning in extended display identification data (EDID) without using a computer, wherein an EDID burning device is connected to an input device via an input device interface, a product barcode labeled on a to-be-burned display device is inputted for obtaining product data which is then respectively merged into a plurality of EDID, and then an EDID burning operation is performed to the to-be-burned display device via a VGA video connection interface, a DVI video connection interface and a HDMI video connection interface at the same time. Therefore, the present invention could be departed from a computer structure and could directly burn in the EDID. That is, the present invention could burn in more than one connection interface at a time during an independent operation, thereby saving cost and time.Type: ApplicationFiled: December 28, 2007Publication date: December 11, 2008Applicant: Tatung CompanyInventor: Shih-Hua Tseng
-
Publication number: 20080263322Abstract: A programmable accumulation module (324) with an embedded register array comprises a crosspoint switch (318), a control interface for receiving a control signal (359), a register array circuit (352), a multiplier module (348) for receiving two input values from the crosspoint switch (318) and multiplying the values, and an adder module (350) for adding an output of the multiplier module (348) with an output of the register array circuit (352). The register array circuit includes a plurality of data registers (356), an input multiplexer (354) for receiving an add result from the adder module and communicating the add result to one of the plurality of data registers (356) according to the control signal, and an output multiplexer (358) for receiving an output value from each of the plurality of data registers (356) and selectively communicating one of the plurality of output values to the adder module (350) according to the control signal.Type: ApplicationFiled: April 19, 2007Publication date: October 23, 2008Applicant: L3 COMMUNICATIONS INTEGRATED SYSTEMS, L.P.Inventors: JERRY WILLIAM YANCEY, YEA ZONG KUO
-
Patent number: 7409531Abstract: A single-IC subsystem controller for controlling electronic devices and subsystems within computer systems and other large electronic systems. The single-IC subsystem controller includes a micro-controller, a complex programmable logic device, an EEPROM, an SRAM, and various electronic bus interfaces and additional signal long interfaces for interfacing the single-IC subsystem controller device to electronic devices and electrical components. The single-IC subsystem controller allows for flexible partitioning of control functionality between hardware circuits programmed into the CPLD and software routines executed by the micro-controller.Type: GrantFiled: October 29, 1999Date of Patent: August 5, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Michael B. Raynham, Myron R. Tuttle, Minh Nguyen
-
Publication number: 20080140991Abstract: Memory architecture provides capabilities for high performance content search. The architecture creates an innovative memory derived using randomly accessible dynamic memory circuits that can be programmed with content search rules which are used by the memory to evaluate presented content for matching with the programmed rules. When the content being searched matches any of the rules programmed in the dynamic Programmable Intelligent Search Memory (PRISM) action(s) associated with the matched rule(s) are taken. Content search rules comprise of regular expressions which are converted to finite state automata and then programmed in dynamic PRISM for evaluating content with the search rules.Type: ApplicationFiled: December 6, 2007Publication date: June 12, 2008Inventor: Ashish A. Pandya
-
Patent number: 7373432Abstract: A programmable circuit receives configuration data from an external source, stores the firmware in a memory, and then downloads the firmware from the memory. Such a programmable circuit allows a system, such as a computing machine, to modify the programmable circuit's configuration, thus eliminating the need for manually reprogramming the configuration memory. For example, if the programmable circuit is an FPGA that is part of a pipeline accelerator, a processor coupled to the accelerator can modify the configuration of the FPGA. More specifically, the processor retrieves from a configuration registry firmware that represents the modified configuration, and sends the firmware to the FPGA, which then stores the firmware in a memory such as an electrically erasable and programmable read-only memory (EEPROM). Next, the FPGA downloads the firmware from the memory into its configuration registers, and thus reconfigures itself to have the modified configuration.Type: GrantFiled: October 9, 2003Date of Patent: May 13, 2008Assignee: Lockheed MartinInventors: John W. Rapp, Larry Jackson, Mark Jones, Troy Cherasaro
-
Patent number: 7356672Abstract: A warp processor includes a microprocessor, profiler, dynamic partitioning module, and warp configurable logic architecture. The warp processor initially executes a binary for an application entirely on the microprocessor, the profiler monitors the execution of the binary to detect its critical code regions, and the dynamic partitioning module partitions the binary into critical and non-critical code regions, re-implements the critical code regions in the configurable logic, and then transforms the binary so that it accesses the configurable logic rather than execute the critical code regions.Type: GrantFiled: May 28, 2004Date of Patent: April 8, 2008Assignee: The Regents of the University of CaliforniaInventors: Frank Vahid, Roman Lev Lysecky, Gregory Michael Stitt