Offchip Interface Patents (Class 712/38)
-
Patent number: 7126375Abstract: A multiple level routing architecture for a programmable logic device having logical blocks, each logical block comprising a plurality of cells, with a first level routing resources coupling the cells of logical blocks. A second level routing resources coupling the first level routing resources through tab networks; each tab network comprises a first plurality of switches coupling the first level routing resources to an intermediate tab and the intermediate tab coupling the second level routing resources through a second plurality of switches, each switch may comprise an additional buffer. Repeated applications of tab networks provide connections between lower level routing resources to higher level routing resources.Type: GrantFiled: January 4, 2006Date of Patent: October 24, 2006Assignee: BTR, Inc.Inventors: Benjamin S. Ting, Peter M. Pani
-
Patent number: 7076636Abstract: A data storage system includes a set of storage devices, a memory circuit board that includes a cache to temporarily store copies of data elements stored in the set of storage devices, and a processor circuit board that operates as at least one of a front-end interface between an external device and the cache and a back-end interface between the cache and the set of storage devices. The memory circuit board is configured to receive, from the processor circuit board, a communication that includes a script command and a payload. The payload includes a series of individual instructions. The memory circuit board is further configured to parse the payload to identify the series of individual instructions in response to the script command, and to perform a series of operations in accordance with the identified series of individual instructions.Type: GrantFiled: October 5, 2001Date of Patent: July 11, 2006Assignee: EMC CorporationInventor: Kendell A. Chilton
-
Patent number: 7009422Abstract: A programmable logic device which incorporates an innovative routing hierarchy consisting of the multiple levels of routing lines, connector tab networks and turn matrices, enables an innovative, space saving floor plan to be utilized in an integrated circuit implementation, and is particularly efficient when an SRAM is used as the configuration bit This floor plan is a scalable block architecture in which each block connector tab networks of a 2×2 block grouping is arranged as a mirror image along the adjacent axis relative to each other. Furthermore, the bidirectional input/output lines are provided as the input/output means for each block are oriented only in two directions (instead of the typical north, south, east and west directions) such that the block connector tab networks for adjacent blocks face each other in orientation. This orientation and arrangement permits blocks to share routing resources. In addition, this arrangement enables a 4×4 block grouping to be scalable.Type: GrantFiled: December 5, 2001Date of Patent: March 7, 2006Assignee: BTR, Inc.Inventors: Benjamin S. Ting, Peter M. Pani
-
Patent number: 6988182Abstract: An improved method of upgrading the firmware of an electronic device is disclosed. The method is executed over a communications link. The method includes compression of a portion of the new firmware, but does not require the device to have any pre-existing decompression algorithms built into it. A system and device capable of executing the method is also disclosed.Type: GrantFiled: February 13, 2002Date of Patent: January 17, 2006Assignee: Power Measurement Ltd.Inventors: Michael E. Teachman, Martin A. Hancock, Catherine A. Duncan, Benedikt T. Huber
-
Patent number: 6963829Abstract: A bridge board connects a TMS470 processor evaluation module and a TMS320C54XX processor evaluation module. The bridge board performs translation of signal formats on both of the boards and also synchronizes the signal formats on both boards so that both boards are able to operate together. With this bridge board, and its specific connections to both of the evaluation modules, a single workstation, preferably connected to the TMS470 module is able to not only control the TMS470 module but also the TMS320 module. Software for the TMS320 can be loaded from the workstation through the TMS470 module, through the bridge board and into the TMS320 module. The software in both of the evaluation modules can then operate and interact with each other through the bridge board.Type: GrantFiled: February 8, 2001Date of Patent: November 8, 2005Assignee: 3Com CorporationInventors: Angel Pino, Paul Dryer, Michael S. McCormack
-
Patent number: 6931513Abstract: An integrated circuit having statistical processing capability. The integrated circuit has an input for receiving input data in a first data domain. A data converter is provided for converting received input data from the first domain to a second domain different from the first domain. A statistical processor is provided for obtaining statistical information from the output of the data converter and processing the obtained statistical information in accordance with a predetermined processing algorithm. An output on the integrated circuit allow access of the processed statistical information by the statistical processor external to the integrated circuit.Type: GrantFiled: June 15, 2004Date of Patent: August 16, 2005Inventor: Eric Swanson
-
Patent number: 6907514Abstract: A microcomputer is provided with a data-transfer unit such as a DMA (direct memory access) controller for controlling a transfer of data through an external bus. Used in an access to an external device controlled by the data-transfer unit, a bus-interface means of the microcomputer includes a buffer-register means which can be specified as either a source location or a destination location of a data transfer. Thus, an internal-bus master such as a CPU employed in the microcomputer is capable of reading out information such as a packet command from the buffer-register means at a high speed through an internal bus without using the external bus and, hence, capable of carrying out an operation reflecting a transfer control condition specified by the packet command.Type: GrantFiled: July 12, 2004Date of Patent: June 14, 2005Assignee: Renesas Technology Corp.Inventor: Naoki Mitsuishi
-
Patent number: 6832194Abstract: The present invention includes a novel audio recognition peripheral system and method. The audio recognition peripheral system comprises an audio recognition peripheral a programmable processor such as a microprocessor or microcontroller. In one embodiment, the audio recognition peripheral includes a feature extractor and vector processor. The feature extractor receives an audio signal and extracts recognition features. The extracted audio recognition features are transmitted to the programmable processor and processed in accordance with an audio recognition algorithm. During execution of the audio recognition algorithm, the programmable processor signals the audio recognition peripheral to perform vector operations. Thus, computationally intensive recognition operations are advantageously offloaded to the peripheral.Type: GrantFiled: October 26, 2000Date of Patent: December 14, 2004Assignee: Sensory, IncorporatedInventors: Forrest S. Mozer, Robert E. Savoie, William T. Teasley
-
Patent number: 6826628Abstract: A method and apparatus is disclosed for implementing an integrated video card and smart card reader. A single processor is used to perform both video and smart card reader functions. The processor simulates a PCI-to-PCMCIA detection logic scheme. An operating system, such as Windows, detects both a video card and a PCI-to-PCMCIA bridge. A smart card reader is attached to the integrated video card and smart card reader.Type: GrantFiled: October 26, 2001Date of Patent: November 30, 2004Assignee: O2Micro International LimitedInventor: Yishao Max Huang
-
Patent number: 6751690Abstract: An integrated circuit having statistical processing capability. The integrated circuit has an input for receiving input data in a first data domain. A data converter is provided for converting received input data from the first domain to a second domain different from the first domain. A statistical processor is provided for obtaining statistical information from the output of the data converter and processing the obtained statistical information in accordance with a predetermined processing algorithm. An output on the integrated circuit allow access of the processed statistical information by the statistical processor external to the integrated circuit.Type: GrantFiled: October 12, 1999Date of Patent: June 15, 2004Inventor: Eric Swanson
-
Patent number: 6748507Abstract: A single-chip microcomputer comprising: a first bus having a central processing unit and a cache memory connected therewith; a second bus having a dynamic memory access control circuit and an external bus interface connected therewith; a break controller for connecting the first bus and the second bus selectively; a third bus having a peripheral module connected therewith and having a lower-speed bus cycle than the bus cycles of the first and second buses; and a bus state controller for effecting a data transfer and a synchronization between the second bus and the third bus. The single-chip microcomputer has the three divided internal buses to reduce the load capacity upon the signal transmission paths so that the signal transmission can be accomplished at a high speed. Moreover, the peripheral module required to have no operation speed is isolated so that the power dissipation can be reduced.Type: GrantFiled: June 13, 2002Date of Patent: June 8, 2004Assignees: Hitachi, Ltd., Hitachi ULSI Engineering Corp.Inventors: Shumpei Kawasaki, Yasushi Akao, Kouki Noguchi, Atsushi Hasegawa, Hiroshi Ohsuga, Keiichi Kurakazu, Kiyoshi Matsubara, Akio Hayakawa, Yoshitaka Ito
-
Patent number: 6697931Abstract: There is disclosed a computer system including a microprocessor on a single integrated circuit chip comprising an on-chip CPU and a communication bus providing a parallel communication path between the CPU and at least one of the module with logic circuitry. The integrated circuit device further comprises an external communication port connected to the bus, having an internal parallel format for connection to the bus. The external port further has an external signal having an external format less parallel than the internal format. Translation circuitry is provided to effect conversion between said internal and external formats. There is also disclosed a method of operating such a computer system.Type: GrantFiled: July 25, 2000Date of Patent: February 24, 2004Assignee: STMicroelectronics LimitedInventors: Andrew Michael Jones, Michael David May
-
Patent number: 6675284Abstract: An integrated circuit having a serial data input pin and a serial data output pin, on-chip functional circuitry comprising at least two processing cores, a data adaptor which is in communication with the processing cores by respective communication channels and is connectable to the input and output pins. The data adaptor includes transmit circuitry, including circuitry for receiving parallel data and control signals from on-chip functional circuitry and circuitry for converting parallel data and control signals into a sequence of serial bits including flow control bits, data bits and channel identification bits that identify the communication channel on which parallel data and control signals were received.Type: GrantFiled: August 20, 1999Date of Patent: January 6, 2004Assignee: STMicroelectronics LimitedInventor: Robert Warren
-
Distributed-memory multiprocessor system utilizing plural multiprocessors with virtual storage space
Patent number: 6665700Abstract: In a distributed-memory multiprocessor system in which a plurality of processors have their respective memories, some of the processors are placed in redundant execution of writing into a virtual storage space. At redundant execution, each processor makes a determination of whether or not it is to perform the writing. As a consequence, only a single processor is allowed to write data into the virtual storage space, which solves the data transfer overhead problem. If a processor that has a memory with an area to be written into performs the writing, then the speed of processing will be further increased.Type: GrantFiled: January 4, 1996Date of Patent: December 16, 2003Assignee: Fujitsu LimitedInventors: Yoshinori Sugisaki, Katsunori Takayama -
Patent number: 6622181Abstract: A direct memory access function for servicing real-time events, ensures that any parameter reloads occur during times when the direct memory access channel is idle and guarantees completion before the channel begins active operation again. The direct memory access channel whose parameters are to be updated is disabled during the update cycle. This ensures that no requests are processed until the new parameters have been written to the direct memory access channel parameters. A second direct memory access channel may be used to reload the data transfer parameters permitting a self-modifying direct memory access function.Type: GrantFiled: June 26, 2000Date of Patent: September 16, 2003Assignee: Texas Instruments IncorporatedInventors: David A. Comisky, Sanjive Agarwala
-
Patent number: 6594711Abstract: A data processing apparatus includes a data processor core having integral cache memory and local memory, and external memory interface and a direct memory access unit. The direct memory access unit is connected to a single data interchange port of the data processor core and to an internal data interchange port of the external memory interface. The direct memory access unit transports data according to commands received from the data processor core to or from devices external to the data processing unit via the external memory interface. As an extension of this invention, a single direct memory access unit may serve a multiprocessing environment including plural data processor cores. The data processor core, external memory interface and direct memory access unit are preferably embodied in a single integrated circuit. The data processor core preferably includes an instruction cache for temporarily storing program instructions and a data cache for temporarily storing data.Type: GrantFiled: June 26, 2000Date of Patent: July 15, 2003Assignee: Texas Instruments IncorporatedInventors: Timothy D. Anderson, Sanjive Agarwala, Charles L. Fuoco, David A. Comisky
-
Patent number: 6580288Abstract: The present invention is embodied in a system and method for sharing input and output pins between a plurality of separate logic circuits coexisting within a single microprocessor such that the microprocessor is capable of assuming the characteristics of a desired logic circuit. The present invention achieves controlled sharing of bidirectional input and output pins without the requirement to use multiplexing logic. Because the pins may be shared among a plurality of logic circuits, a single microchip may be used for completely different purposes by enabling or disabling selected logic circuits. In other words, a single microchip can take on any number of properties by simply enabling one or more logic circuits while disabling other.Type: GrantFiled: September 9, 1999Date of Patent: June 17, 2003Assignee: International Business Machines CorporationInventor: Kenneth Douglas Klapproth
-
Patent number: 6532533Abstract: A processing device (10) provides general-purpose input/output pins (52) for use by software routines as needed. A data input register (54) has bits corresponding to each pin (52) for storing the value of the signal on the pin. A data output register (56) has bits corresponding to each pin for driving the signal on the pin (52) to a desired value. An output enable register (58) controls output buffers (62) coupled between the output register (56) and the pins (52). A plurality of mask registers (60) may be individually set to define a set a pins associated with the mask. Each of the data registers, the data input register (56), the data output register (58) and the output enable register (60) are accessed through a plurality of addresses, where the address specifies both the data register being accessed and an associated mask register (60). Logic (50) accesses the data registers in view of the state of the associated mask register (60).Type: GrantFiled: November 29, 1999Date of Patent: March 11, 2003Assignee: Texas Instruments IncorporatedInventors: Amarjit S. Bhandal, Graham Short, Richard Simpson
-
Patent number: 6502182Abstract: A digital signal processing device applicable to a signal processing system using a CPU is mainly configured by an external memory and a digital signal processor (i.e., DSP), which are connected together using a data bus and an address bus. The external memory stores multiplier data and coefficient data as well as basic instructions. In the DSP, an ALU calculates addresses for accessing the external memory via the address bus. A bus control unit identifies the multiplier data, coefficient data and basic instructions respectively, which are read from the external memory. The DSP performs calculations containing multiplication using the multiplier data and coefficient data. The DSP is controlled in operations in response to a CPU mode and a DSP mode, one of which is selected by decoding the basic instruction(s) identified by the bus control unit. At the CPU mode, the basic instructions of sixteen bits are subjected to coding to produce high-speed instructions of thirty-two bits for controlling the DSP.Type: GrantFiled: April 28, 1999Date of Patent: December 31, 2002Assignee: Yamaha CorporationInventor: Morito Morishima
-
Patent number: 6496740Abstract: The transfer controller with hub and ports (TCHP) performs the task of communication throughout an entire system in a centralized function. A single hub (435) tied to multiple ports (440, 447, 450, 452) by a central pipeline is the medium for all data communications among DSP clusters (455), external devices, and external memory. A transfer request queue manager (420) receives, prioritizes and queues data transfer requests. Each data port includes an identically configured interior interface (901) connected to the hub (435) and an exterior interface (902) configured for a target external memory/device connected to the port. The interior interfaces of all ports are clocked at a common internal frequency, while the exterior interfaces are clocked at the frequency of the external memory/device connected to the port.Type: GrantFiled: April 6, 2000Date of Patent: December 17, 2002Assignee: Texas Instruments IncorporatedInventors: Iain Robertson, David Hoyle
-
Patent number: 6449740Abstract: An EEPROM is incorporated in a single chip microcomputer for storing programmed instruction codes, and is tested before separation of a semiconductor wafer into semiconductor chips, wherein pads used in the EEPROM test are arranged along an edge of the semiconductor chip so as to permit an external tester to concurrently bring two rows of probes into contact therewith, thereby improving the testability.Type: GrantFiled: August 3, 1999Date of Patent: September 10, 2002Assignee: NEC CorporationInventor: Takeo Yoshie
-
Patent number: 6446212Abstract: A processing unit, preferably a RISC based microcontroller, is coupled to a processing unit voltage regulator. The processing unit voltage regulator is used for controlling an operating voltage of the processing unit. A control unit is coupled to the processing unit voltage regulator and to the processing unit for setting a regulated voltage level for the processing unit voltage regulator. A voltage supply coupled to the control unit and to the processing unit voltage regulator is provided and is used for supplying the operating voltage for the processing unit wherein the operating voltage will have an upper and lower operating voltage level and an voltage supply operating range of approximately two to eighteen volts with relatively little variation in operating current.Type: GrantFiled: August 28, 1998Date of Patent: September 3, 2002Assignee: Microchip Technology IncorporatedInventors: Willem Smit, Johannes Albertus van Niekerk, Willem Jabcobus Marneweck, Frederick J. Bruwer
-
Publication number: 20020103988Abstract: A single-chip IC device has an on-board CPU, an I/O bus controller, and a memory controller all implemented in semiconductor devices on the chip. The CPU, I/O bus controller, and memory controller are interconnected on the IC chip by a parallel data and address bus formed by the IC manufacturing techniques of deposition, patterning, and etching. In a preferred embodiment the on-board local bus has 32 address and 32 data lines. Also in a preferred embodiment the I/O bus controller has 32 data and address paths off the die for connection to a multiplexed I/O bus. The memory controller in the same embodiment has 32 data and 11 address paths off the die to a memory bus with 43 data and address lines. The I/O bus controller is configured to rout memory requests from peripheral devices through the memory controller directly to system memory.Type: ApplicationFiled: March 22, 2002Publication date: August 1, 2002Inventor: Pascal Dornier
-
Patent number: 6425100Abstract: This invention is a testing technique for an electronic circuit such as an integrated circuit. The electronic circuit includes a JTAG test access port and at least one testable embedded core circuit having its own JTAG compliant second test access port. A test access port controller and a programmable switch control testing of the electronic circuit. An internal state in the test access port controller controls the switch state of the programmable switch. The programmable switch is controlled to selectively connect the first test access port to the embedded core circuits. When an embedded core circuit is connected for test, the test access port controller remains responsive to the first test access port and operates in a set of snoopy states corresponding to the state of the embedded core circuit under test. The test access port controller can regain control of the first test access port and disconnect all of the embedded core circuits when in snoopy states.Type: GrantFiled: April 23, 1999Date of Patent: July 23, 2002Assignee: Texas Instruments IncorporatedInventor: Debashis Bhattacharya
-
Patent number: 6425071Abstract: A method and apparatus to bridge between the PCI bus and a RISC processor interface bus. In one embodiment, the present invention is a single-ASIC implementation rather than a design using multiple discrete circuit components. The invention incorporates a method and apparatus that will minimize subsystem latencies and inefficiencies in order to maximize data throughput and system performance. In yet another embodiment, the RISC processor interface bus is the AMBA ASB bus. The invention further provides an Advanced RISC Machine interface bus unit which uses an improved clock crossing handshake mechanism that can support a range of clock frequencies on the AMBA ASB bus.Type: GrantFiled: May 3, 1999Date of Patent: July 23, 2002Assignee: 3COM CorporationInventors: Burton B. Lo, Anthony L. Pan
-
Patent number: 6417690Abstract: A programmable logic device which incorporates an innovative routing hierarchy consisting of the multiple levels of routing lines, connector tab networks and turn matrices, enables an innovative, space saving floor plan to be utilized in an integrated circuit implementation, and is particularly efficient when an SRAM is used as the configuration bit. This floor plan is a scalable block architecture in which each block connector tab networks of a 2×2 block grouping is arranged as a mirror image along the adjacent axis relative to each other. Furthermore, the bidirectional input/output lines are provided as the input/output means for each block are oriented only in two directions such that the block connector tab networks for adjacent blocks face each other in orientation. This orientation and arrangement permits blocks to share routing resources. In addition, this arrangement permits blocks to share routing resources. In addition, this arrangement enables a 4×4 block grouping to be scalable.Type: GrantFiled: June 1, 1998Date of Patent: July 9, 2002Assignee: BTR, Inc.Inventors: Benjamin S. Ting, Peter M. Pani
-
Patent number: 6415424Abstract: A data processing system having a modified processor chip and external components to the processor chip. The processor chip is interconnected to the external components via point-to-point bus connections controlled by an integrated distributed switch (IDS) controller. The IDS controller is placed, during chip design, in the upper layer metals of the processor chip. When the data processing system is a multi-chip multiprocessor data processing system, the IDS controller operates to provide a pseudo switching effect whereby the processor is directly connected to each external component. The IDS controller permits the processor to have greater communication bandwidth and reduced latencies with the external components. It also allows for a connection to distributed external components such as memory and I/O, etc. with overall reduced system components.Type: GrantFiled: November 9, 1999Date of Patent: July 2, 2002Assignee: International Business Machines CorporationInventors: Ravi Kumar Arimilli, Leo James Clark, Jerry Don Lewis, Bradley McCredie
-
Patent number: 6401191Abstract: There is disclosed a computer system comprising a microprocessor on a single integrated circuit chip connected to an external computer device. The chip has a CPU and a communication bus providing a parallel communication path between the CPU and the first local memory. The chip further comprises an external communication port connected to the bus, the external computer device being connected to an external communication port and having a second memory. The port has an internal connection of an internal parallel signal format and an external parallel signal format and an external connection of an external format less parallel than the internal format. The second memory is accessible by the CPU through the port, the port forming part of the memory address space of the CPU from which instructions may be fetched. The port may be addressed by execution of an instruction by said CPU. There is also discloses a method of operating such a computer system.Type: GrantFiled: October 29, 1997Date of Patent: June 4, 2002Assignee: SGS—Thomson Microelectronics LimitedInventor: Andrew Michael Jones
-
Patent number: 6397325Abstract: A computer system includes an address and data path interconnecting an on-chip CPU with a module and an external communication port, event request packets being generated by the CPU and the module and memory access packets being generated by the CPU, each packet having a destination address and being distributed in parallel format on-chip with a reduction to a more serial format for off-chip communication.Type: GrantFiled: April 28, 1999Date of Patent: May 28, 2002Assignee: STMicroelectronics, LimitedInventors: Andrew Michael Jones, Michael David May
-
Patent number: 6389527Abstract: The present invention comprises a LSU which executes instructions relating to load/store. The LSU includes a DCACHE which temporarily stores data read from and written to the external memory, an SPRAM used to specific purposes other than cache, and an address generator generating virtual addresses for access to the DCACHE and the SPRAM. Because the SPRAM can load and store data by a pipeline of the LSU and exchanges data with an external memory through a DMA transfer, the present invention is especially available to high-speedily process a large amount of data such as the image data. Because the LSU can access the SPRAM with the same latency as that of the DCACHE, after data being stored in the external memory is transferred to the SPRAM, the processor can access the SPRAM in order to perform data process, and it is possible to process a large amount of data with shorter time than time necessary to directly access an external memory.Type: GrantFiled: February 8, 1999Date of Patent: May 14, 2002Assignee: Kabushiki Kaisha ToshibaInventors: Michael Raam, Toru Utsumi, Takeki Osanai, Kamran Malik
-
Patent number: 6378090Abstract: This invention is a testing technique for an electronic circuit such as an integrated circuit. The electronic circuit includes a JTAG test access port and at least one testable embedded core circuit having its own JTAG compliant second test access port. A test access port controller and a programmable switch control testing of the electronic circuit. An internal state in the test access port controller controls the switch state of the programmable switch. When an embedded core circuit is connected for test, the test access port controller remains responsive to the first test access port and operates in a set of snoopy states corresponding to the state of the embedded core circuit under test. The test access port controller can regain control of the first test access port when in snoopy states. At least one of the embedded core circuits includes a test access port controller for similar controlled connection to further embedded core circuits.Type: GrantFiled: April 23, 1999Date of Patent: April 23, 2002Assignee: Texas Instruments IncorporatedInventor: Debashis Bhattacharya
-
Patent number: 6334181Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: July 23, 1999Date of Patent: December 25, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Publication number: 20010039649Abstract: A programmable logic controller with enhanced and extended the capabilities. A digital input filter implement filters with considerable less logic by simulating the action of a capacitor being driven by a constant current source whose output voltage is sensed by a comparator with a large amount of hysterisis. A pulse catch circuit captures the input pulse even though the update occurs between scan cycles. A pulse output controller includes a hardware pipeline mechanism to allow for smooth, hardware-controlled transitions from wave-form to wave-form. A free port link allows the user to control the port either manually or by operation of a user program. In order to provide higher performance for communication using PPI protocol, the PLC includes a built-in protocol. An n-bit modem protocol ensures data integrity without use of a parity type data integrity system.Type: ApplicationFiled: December 8, 2000Publication date: November 8, 2001Applicant: Siemens AktiengesellschaftInventors: Mark Steven Boggs, Temple L. Fulton, Steve Hausman, Gary McNabb, Alan McNutt, Steven W. Stimmel
-
Patent number: 6311264Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: October 30, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6266762Abstract: A general-use register set includes a plurality of registers in a central processing unit body. A register-bank memory has memory regions relevant to the plurality of registers and is connected to the central processing unit. An output signal of an address circuit included in the central processing unit is supplied to the register-bank memory. Alternatively, an output signal of a decoding circuit included in the central processing unit may be supplied to the register-bank memory. A signal for selecting either activation or deactivation of the register-bank memory is a signal which indicates a selection of the deactivation of the register-bank memory except in a case where data is written in the general-use register set and a case of a restoration operation after register bank switching.Type: GrantFiled: January 8, 1999Date of Patent: July 24, 2001Assignee: Ricoh Company, Ltd.Inventors: Hideyuki Aota, Keiichi Yoshioka
-
Patent number: 6266719Abstract: A high-throughput memory access interface allows higher data transfer rates between a system memory controller and video/graphics adapters than is possible using standard local bus architectures. The interface enables data to be written directly to a peripheral device at either one of two selectable speeds. The peripheral device may be a graphics adapter. A signal indicative of whether the adapter's write buffers are full is used to determine whether a write transaction to the adapter can proceed. If the transaction can not proceed at that time, it can be enqueued in the interface.Type: GrantFiled: September 6, 2000Date of Patent: July 24, 2001Assignee: Intel CorporationInventors: Norman J. Rasmussen, William S. Wu
-
Patent number: 6263418Abstract: A data processing device is used with peripheral devices having addresses and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: July 17, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6263419Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: July 17, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6263373Abstract: A data processing system and method are described for remotely controlling execution of a processor utilizing the processor's built-in test access port for debugging the execution of the processor. The client computer system is coupled to a server computer system utilizing a network. The server computer system transmits a signal to said client computer system to control execution of the processor utilizing the test access port. The signal identifies one of a plurality of processor actions. In response to a receipt of the signal, the processor executes the one of the plurality of processor actions such that the server computer system remotely debugs the execution of the processor utilizing the built-in test access port, wherein additional debug hardware is not utilized.Type: GrantFiled: December 4, 1998Date of Patent: July 17, 2001Assignee: International Business Machines CorporationInventors: Daryl Carvis Cromer, Brandon Jon Ellison, Eric R. Kern, Howard Locker, Randall Scott Springfield
-
Patent number: 6249859Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: June 19, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6249860Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: June 19, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6247111Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: June 12, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6243801Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: June 5, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6240504Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: May 29, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N Ehlig
-
Patent number: 6240505Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: May 29, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6226736Abstract: A microprocessor circuit arrangement is capable of retrieving and executing program instructions from a program memory having one of multiple possible bit-widths using address signals. A microprocessor uses a set of program instructions to select a memory configuration for retrieving the program instructions. The program memory stores the set of program instructions such that the microprocessor can retrieve the set of program instructions regardless of which bit-width is used to store the set of program instructions. Additional circuitry maps the address signals for retrieving the program instructions from the program memory.Type: GrantFiled: March 10, 1997Date of Patent: May 1, 2001Assignee: Philips Semiconductors, Inc.Inventor: Francois Niot
-
Patent number: 6223265Abstract: A single-chip microcomputer comprising: a first bus having a central processing unit and a cache memory connected therewith; a second bus having a dynamic memory access control circuit and an external bus interface connected therewith; a break controller for connecting the first bus and the second bus selectively; a third bus having a peripheral module connected therewith and having a lower-speed bus cycle than the bus cycles of the first and second buses; and a bus state controller for effecting a data transfer and a synchronization between the second bus and the third bus. The single-chip microcomputer has the three divided internal buses to reduce the load capacity upon the signal transmission paths so that the signal transmission can be accomplished at a high speed. Moreover, the peripheral module required to have no operation speed is isolated so that the power dissipation can be reduced.Type: GrantFiled: November 13, 1998Date of Patent: April 24, 2001Assignee: Hitachi, Ltd.Inventors: Shumpei Kawasaki, Yasushi Akao, Kouki Noguchi, Atsushi Hasegawa, Hiroshi Ohsuga, Keiichi Kurakazu, Kiyoshi Matsubara, Akio Hayakawa, Yoshitaka Ito
-
Patent number: 6223273Abstract: An electronic circuit package having a wiring substrate, at least two semiconductor chips and a bus line. All the semiconductor chips to be connected by means of the bus line are bare chip packaged on a wiring substrate, and the semiconductor chips and the wiring substrate are connected by wiring bonding between wire bonding pads formed on the semiconductor chips and the wiring substrate. The wiring substrate may be a multilayered substrate. Preferably, there is an insulating layer partially formed on the surface of the multilayer wiring substrate and a die bonding ground formed on the surface of the insulating layer, in order to use a portion of the multilayer wiring substrate under the die bonding ground as a wiring or a via hole region, and at least one of the semiconductor chips is formed on the die bonding ground.Type: GrantFiled: March 18, 1999Date of Patent: April 24, 2001Assignee: Hitachi, Ltd.Inventors: Nobuyasu Kanekawa, Hirokazu Ihara, Masatsugu Akiyama, Kiyoshi Kawabata, Hisayoshi Yamanaka, Tetsuya Okishima
-
Patent number: 6216217Abstract: A data processor including: a CPU (1) for performing a wait operation upon input of a wait signal (10) to its wait terminal (9); a wait/wait cancel instruction setting register (11) to which the CPU (1) sets a wait instruction and a wait cancel instruction; and a wait controller (12) for outputting a wait signal to the wait terminal (9) of the CPU (1) in accordance with the setting of the register (11), wherein the inventive data processor allows a wait state to be set and canceled as programmed independently of address space constraints.Type: GrantFiled: July 28, 1998Date of Patent: April 10, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Shuichi Seki
-
Patent number: 6205536Abstract: A microprocessor and a data processor therefor which have separate data and instruction buses, and wherein a data address and an instruction address are output over a single address bus in a time-shared manner, thereby allowing a data access and an instruction access to be pipelined without the need for separate address buses between the microprocessor and caches holding data and instructions.Type: GrantFiled: August 27, 1993Date of Patent: March 20, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Toyohiko Yoshida