By Shutdown Of Only Part Of System Patents (Class 713/324)
-
Patent number: 12112038Abstract: A display device, method, computer-readable storage medium and user interface, each of which detects contact to or proximity of an object with respect to a generated image, and responsive to detection of contact to or proximity of the object to the generated image, disables any operational functions associated with a first portion of the generated image. Additionally, operation associated with a second portion of the generated image is allowed responsive to the detection of contact to or proximity of the object to the generated image, where the second portion of the generated image is different from the first portion of the generated image. An indication corresponding to the second portion of the generated image for which operation is enabled may be displayed on the generated image.Type: GrantFiled: October 6, 2023Date of Patent: October 8, 2024Assignee: SONY GROUP CORPORATIONInventors: Mitsuo Okumura, Hazime Matsuda, Shoji Imamura, Katsuji Miyazawa, Motoki Higashide, Kunihito Sawai
-
Patent number: 12079062Abstract: A system and method to save power in a computer system is disclosed. The system includes a power controller controlling connection of power to each of a plurality of memory components. A processor is coupled to the memory components. The processor operates with varying utilization levels of the memory components. A management controller is coupled to the processor and the power controller. The management controller determines a period of low utilization based on memory utilization data from the processor. The management controller commands the power controller to disable power to some of the plurality of memory components during the period of low utilization.Type: GrantFiled: October 21, 2022Date of Patent: September 3, 2024Assignee: QUANTA COMPUTER INC.Inventor: Yung-Fu Li
-
Patent number: 12073806Abstract: Refreshing displays using on-die cache, including: determining that a static display condition has been met; storing, in cache memory of a processor, first display data; and displaying the first display data from the cache memory.Type: GrantFiled: December 28, 2020Date of Patent: August 27, 2024Assignees: ADVANCED MICRO DEVICES, INC., ATI TECHNOLOGIES ULCInventors: Ashish Jain, Dhirendra Partap Singh Rana, Samuel Naffziger, Gia Tung Phan, Benjamin Tsien
-
Patent number: 12055994Abstract: Various systems and methods for adapting a computer based on user attentiveness are described herein. A system for attention-based gesture recognition includes processing circuitry to: access an image of a user, the user proximate to a computing device; determine, based on the image, whether user is attentive to the computing device; and selectively enable or disable a function of the computing device depending on whether the user is attentive.Type: GrantFiled: April 28, 2023Date of Patent: August 6, 2024Assignee: Intel CorporationInventors: Aleksander Magi, Kathy Bui, Paul Diefenbaugh, Marko Bartscherer
-
Patent number: 12026029Abstract: According to an aspect of the present disclosure, an image forming apparatus checks a connection status of devices to an USB host interface, and then turns off once a GPIO controlling a Vbus of interfaces to which USB devices are not connected, and then turns on the GPIO (that is, writing an enable signal “1” after writing a disable signal “0”), and then remove a cutoff state of electrical connection with the USB devices by a overcurrent preventing mechanism.Type: GrantFiled: August 31, 2022Date of Patent: July 2, 2024Assignee: CANON KABUSHIKI KAISHAInventor: Naoto Sasahara
-
Patent number: 12026032Abstract: According to various embodiments, an electronic device may comprise: a connection circuit configured to connect to an external electronic device, a processor configured to: transmit, to a low power control circuit, a first control signal including power saving state information for the electronic device and a second control signal including charging enabled state information based on a power state of the electronic device being a power saving state, and a charging function setting state for the external electronic device being determined as a charging enabled state based on the external electronic device being connected to the connection circuit, and the low power control circuit being configured to cut off first power to a data input/output control circuit based on the power saving state information for the electronic device included in the first control signal and to supply second power to the external electronic device connected to the connection circuit based on the charging enabled state information inclType: GrantFiled: September 14, 2021Date of Patent: July 2, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Jehwan Lee, Kunsuk Kim, Jiwoo Lee
-
Patent number: 12007965Abstract: The disclosure provides a method for deduplicating entity nodes in a graph database. The method includes: obtaining a set of entity nodes to be deduplicated from the knowledge graph, in which the set includes a plurality of entity nodes; selecting an untraversed entity node from the set as a target entity node; determining a range located by a node identifier corresponding to the target entity node; determining the target entity node that has appeared in traversed entity nodes according to a deduplicating mode corresponding to the range; and deleting the target entity node from the set.Type: GrantFiled: May 12, 2022Date of Patent: June 11, 2024Assignee: BEIJING BAIDU NETCOM SCIENCE TECHNOLOGY CO., LTD.Inventors: Yifei Wang, Yang Wang, Yu Wang
-
Patent number: 11940855Abstract: Three components are used to adjust the CPU peak power based on the USB TYPE-C device states. These components include operating system (OS) Peak Power Manager, USB TYPE-C Connector Manager, and USB TYPE-C Protocol Device Driver. The USB TYPE-C Connector Manager sends a synchronous request to the OS Peak Power Manager when a USB TYPE-C power sink device is attached or detached, and the USB TYPE-C Protocol Device Driver sends a synchronous request to the Peak Power Manager when the power sink transitions device state. The Peak Power Manager takes power budget from the CPU when the USB TYPE-C connector is attached to a power sink and is active (e.g., high power device state), and gives back the power budget to the CPU for performance when the USB TYPE-C connector is either detached or the attached and power sink device is idle (lowest device state).Type: GrantFiled: October 12, 2020Date of Patent: March 26, 2024Assignee: Intel CorporationInventors: Ashwin Umapathy, Chee Lim Nge, Timothy Smith, Dmitriy Berchanskiy, Vinay Raghav
-
Patent number: 11899520Abstract: A technique for operating a cache is disclosed. The technique includes in response to a power down trigger that indicates that the cache effectiveness is considered to be low, powering down the cache.Type: GrantFiled: April 26, 2022Date of Patent: February 13, 2024Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Ashish Jain, Benjamin Tsien, Chintan S. Patel, Vydhyanathan Kalyanasundharam, Shang Yang
-
Patent number: 11886878Abstract: An integrated coprocessor such as an accelerated processing unit (APU) generates commands for execution on a discrete coprocessor such as a discrete graphics processing unit (dGPU). Power distribution circuitry selectively provides power to the APU and the dGPU based on characteristics of workloads executing on the APU and the dGPU and based on a platform power limit that is shared by the APU and the dGPU. In some cases, the power distribution circuitry determines a first power provided to the APU and a second power provided to the dGPU. The power distribution circuitry increases the second power provided to the dGPU in response to a sum of the first and second powers being less than the platform power limit. In some cases, the power distribution circuitry modifies the power provided to the APU, the dGPU, or both in response to changes in temperatures measured by a set of sensors.Type: GrantFiled: December 12, 2019Date of Patent: January 30, 2024Assignees: Advanced Micro Devices, Inc., ATI TECHNOLOGIES ULCInventors: Sukesh Shenoy, Adam N. C. Clark, Indrani Paul
-
Patent number: 11880256Abstract: A data storage device and method for energy feedback and report generation are provided. In one embodiment, a data storage device is provided comprising a memory and a controller. The controller is configured to maintain an association between logical addresses and application identifiers of applications on a host; determine power implications associated with a command to access a logical address of the memory; generate a report on the power implications, wherein the report identifies an application identifier associated with the logical address; and provide the report to the host. Other embodiments are possible, and each of the embodiments can be used alone or together in combination.Type: GrantFiled: June 1, 2022Date of Patent: January 23, 2024Assignee: Western Digital Technologies, Inc.Inventor: Ramanathan Muthiah
-
Patent number: 11841397Abstract: Subject matter disclosed herein may relate to wireless energy harvesting devices and may relate more particularly to system-on-a-chip testing for wireless energy harvesting devices.Type: GrantFiled: June 30, 2021Date of Patent: December 12, 2023Assignee: Arm LimitedInventors: Fernando Garcia Redondo, James Edward Myers, Parameshwarappa Anand Kumar Savanth, Pranay Prabhat, Gary Dale Carpenter
-
Patent number: 11832189Abstract: A control method for a doze mode of a mobile terminal includes: determining whether the mobile terminal conforms with a mode switch condition; detecting whether a virtual motion sensor is disposed in the mobile terminal when the mobile terminal conforms with the mode switch condition; determining whether a duration for which the mobile terminal conforms with the mode switch condition exceeds a predetermined time threshold value, when the virtual motion sensor is disposed in the mobile terminal; and entering the doze mode when the duration for which the mobile terminal conforms with the mode switch condition exceeds the predetermined time threshold value. A computer readable storage medium and a mobile terminal are also provided.Type: GrantFiled: November 1, 2019Date of Patent: November 28, 2023Assignee: HuiZhou TCL Mobile Communication Co., Ltd.Inventors: Jinguo Zheng, Yanxiang Zhang
-
Patent number: 11822501Abstract: Circuits, methods, and apparatus that can allow chipsets in an electronic device to share information such that they can more efficiently utilize resources that are available in the electronic device. One example can provide a bus that is shared by three or more chipsets in an electronic device. This shared bus can be used by the chipsets in the electronic device to communicate and negotiate for the utilization of resources of the electronic device.Type: GrantFiled: June 24, 2021Date of Patent: November 21, 2023Assignee: Apple Inc.Inventors: Farouk Belghoul, Paul V. Flynn, Tideya Kella, Vijay Kumar Ramamurthi
-
Patent number: 11816330Abstract: A display device, method, computer-readable storage medium and user interface, each of which detects contact to or proximity of an object with respect to a generated image, and responsive to detection of contact to or proximity of the object to the generated image, disables any operational functions associated with a first portion of the generated image. Additionally, operation associated with a second portion of the generated image is allowed responsive to the detection of contact to or proximity of the object to the generated image, where the second portion of the generated image is different from the first portion of the generated image. An indication corresponding to the second portion of the generated image for which operation is enabled may be displayed on the generated image.Type: GrantFiled: December 5, 2022Date of Patent: November 14, 2023Assignee: SONY GROUP CORPORATIONInventors: Mitsuo Okumura, Hazime Matsuda, Shoji Imamura, Katsuji Miyazawa, Motoki Higashide, Kunihito Sawai
-
Patent number: 11789613Abstract: In a storage system in which a plurality of pieces of control software constituting a redundancy group are distributedly arranged in a plurality of storage nodes, control software in an active state out of the plurality of pieces of control software constituting the redundancy group receives a write request from a higher-level device. The control software in the active state writes data related to the write request by mirroring into a cache memory of a storage node in which the control software in the active state is arranged and a cache memory of a storage node in which control software in an inactive state belonging to the same redundancy group is arranged. The control software in the active state sends a write completion response to the higher-level device, and redundantly stores the data written in the cache memories in a storage device.Type: GrantFiled: March 9, 2022Date of Patent: October 17, 2023Assignee: HITACHI, LTD.Inventors: Shintaro Ito, Sachie Tajima, Takahiro Yamamoto, Masakuni Agetsuma
-
Patent number: 11751981Abstract: Disclosed is a computer-implemented method of using a dynamic virtual articulator for simulating occlusion of teeth, when performing computer-aided designing of one or more dental restorations for a patient, where the method includes the steps of: providing the virtual articulator including a virtual three-dimensional model of the upper jaw and a virtual three-dimensional model of the lower jaw resembling the upper jaw and lower jaw, respectively, of the patient's mouth; providing movement of the virtual upper jaw and the virtual lower jaw relative to each other for simulating dynamic occlusion, whereby collisions between teeth in the virtual upper and virtual lower jaw occur; wherein the method further includes: providing that the teeth in the virtual upper jaw and virtual lower jaw are blocked from penetrating each other's virtual surfaces in the collisions.Type: GrantFiled: March 13, 2019Date of Patent: September 12, 2023Assignee: 3SHAPE A/SInventors: Rune Fisker, Christophe Vasiljev Barthe, Kasper Kabell Kristensen, Tommy Sanddal Poulsen
-
Patent number: 11748286Abstract: The present disclosure provides a hot-plugging control method, device, and retimer. The hot-plugging control method includes: receiving data from a pluggable device through a second end, sending the data to an RC through a first end; sending a detection signal to the second end to detect the connection status between the pluggable device and the second end; and stopping sending the data to the RC, and sending the first control signal to the RC, when it is detected that the pluggable device is hot-unplugged from the second end, so that the RC handles the abnormal state of the data not being sent according to the first control signal. The hot-plugging control method provided by the present disclosure does not require presence signals to implement hot-plugging of a pluggable device, and thus can avoid the problem that the device cannot implement hot-plugging without presence signals.Type: GrantFiled: December 28, 2021Date of Patent: September 5, 2023Assignee: Montage Electronics (Shanghai) Co., Ltd.Inventors: Shuyong Deng, Zeqiang Fu, Hankang Li, Yuxiang Liao, Xin Liu, Yu Fu
-
Patent number: 11709929Abstract: An interaction method includes receiving a service request from a client application (CA) installed on a terminal and that runs in a rich execution environment (REE), determining a trusted user interface (TUI) identifier, sending a TUI call instruction carrying the TUI identifier to a trusted execution environment (TEE) to instruct to draw an image based on the TUI template or the TUI function component to call a TUI to display the drawn image, receiving response information from the TEE, and executing a corresponding service procedure based on the response information.Type: GrantFiled: October 23, 2019Date of Patent: July 25, 2023Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Sishan Wang, Xiaona Zhao, Xinmiao Chang
-
Patent number: 11693150Abstract: Methods for coordinate-related despiking of hydrocarbon reservoir data include receiving, by a computer system, multiple datapoints of a geomechanical property of a hydrocarbon reservoir modeled by a three-dimensional (3D) grid. Each datapoint corresponds to 3D coordinates of the 3D grid. For each datapoint, the computer system aggregates the datapoint with a noise component generated using the 3D coordinates corresponding to the datapoint. The computer system determines that the aggregated datapoint is unique to the multiple datapoints. The computer system performs a transform on the datapoints for Gaussian simulation. A display device of the computer system generates a graphical representation of the geomechanical property of the hydrocarbon reservoir based on the Gaussian simulation of the transformed datapoints.Type: GrantFiled: October 8, 2020Date of Patent: July 4, 2023Assignee: Saudi Arabian Oil CompanyInventor: Xingquan Zhang
-
Patent number: 11669426Abstract: A system and method for achieving power isolation across different cloud tenants and workloads is provided. The system includes a model of per-workload power consumption and an approach for attributing power consumption for each container. It allows a cloud provider to detect abnormally high power usage caused by specific containers and/or tenants, and to neutralize the emerging power attacks that exploit information leakages in the public container cloud. The approach also enables the provider to bill tenants for their specific power usage. Thus, the technique herein provides a mechanism that operates to attribute power consumption data for each container to defend against emerging power attacks, as well as to make it feasible to develop a cloud billing model based on power usage. The mechanism defends against emerging power attacks in container cloud offerings by implementing in a power-based namespace workflow in an OS kernel.Type: GrantFiled: June 30, 2017Date of Patent: June 6, 2023Assignee: International Business Machines CorporationInventors: Xing Gao, Zhongshu Gu, Mehmet Kayaalp, Dimitrios Pendarakis
-
Patent number: 11669148Abstract: The present disclosure relates to a method for supplying blockchain computing power and a system thereof. The method comprises the steps of: receiving a computing power purchase request sent by a user-side terminal; generating purchase result data according to the computing power purchase request; scheduling a first blockchain server to provide users with computing service according to the purchase result data; when the first blockchain server stops serving, starting timing to obtain the target duration; judging whether the first blockchain server restarts the service when the target duration is less than the preset duration threshold, and obtaining a preset result; when the preset result is YES, improving the computing power of the first blockchain server correspondingly, so that the total service duration of the user and the actually obtained total computing power remain unchanged; when the preset result is NO, scheduling a second blockchain server to provide users with computing service.Type: GrantFiled: January 18, 2022Date of Patent: June 6, 2023Inventor: Liang Lu
-
Patent number: 11662787Abstract: A method of controlling an operating temperature of a data storage device is disclosed. A threshold temperature for the storage device is set. Over time, during operation of the data storage device, an operating temperature of the storage device is measured at a plurality of points in time. A plurality of temperature measurements as a function of time are thereby obtained. Above threshold temperature measurements are accumulated over time to form a high temperature accumulation value (Vhigh), and below threshold temperature measurements are accumulated to form a low temperature accumulation value (Vlow). The low temperature accumulation value (Vlow) and the high temperature accumulation value (Vhigh) are compared. If an outcome of the comparison is that the high temperature accumulation value (Vhigh) is too high in relation to the low temperature accumulation value (Vlow), an operating temperature lowering action is initiated.Type: GrantFiled: October 14, 2021Date of Patent: May 30, 2023Assignee: AXIS ABInventor: Gustav Kälvesten
-
Low-latency, high-availability and high-speed SerDes interface having multiple synchronization modes
Patent number: 11646861Abstract: A computer-implemented method includes using a transmitter to send data from the transmitter through a plurality of lanes to a receiver using a synchronous operation mode that includes sending the data from the transmitter through the plurality of lanes to the receiver in a synchronous transmission manner that relies on an alignment between a transmitter clock frequency and a receiver clock frequency. A synchronous operation performance analysis (SOPA) is performed during the synchronous operation mode. A switch from the synchronous operation mode to an asynchronous operation mode is made based on a result of performing the SOPA. The asynchronous operation mode includes sending the data from the transmitter through the plurality of lanes to the receiver without requiring alignment between the transmitter clock frequency and the receiver clock frequency.Type: GrantFiled: September 24, 2021Date of Patent: May 9, 2023Assignee: International Business Machines CorporationInventors: Patrick James Meaney, Ashutosh Mishra, Paul Allen Ganfield, Christian Jacobi, Logan Ian Friedman, Jentje Leenstra, Glenn David Gilda, Jason Andrew Thompson, Yvonne Hanson Kleppel -
Patent number: 11645115Abstract: A power delivery system of a computing system that is on alternating current (AC) power limits software administrative tasks to a system-controlled and tunable broadcast window. This window limitation allows a computing system to enter and stay in low-power states without variable disturbances from administrative functions that can be relegated to the window. For example, maintenance is restricted until the computing system broadcasts a notification. Legacy software and devices that do not understand these notifications can be told the AC power is not present nominally, and then be notified of AC power presence during maintenance intervals.Type: GrantFiled: May 4, 2020Date of Patent: May 9, 2023Assignee: Intel CorporationInventor: Barnes Cooper
-
Patent number: 11640192Abstract: The present disclosure provides an apparatus and a method for implementing a USB-IF certified programmable power supply algorithm on a USB-C port. The method involves using a software code running on a microcontroller which monitors voltage and current being supplied by a power supply controller IC on a VBUS line of the USB-C port. Based on the detected voltage/current corrective actions are taken by the software code to bring the voltage/current to accepted levels as requested by a port partner. Further, a PPS accelerator is configured to compute an average or a new current/voltage value and provide the computed average or a new current/voltage value to a microcontroller for subsequent decision making and for other related assessment process.Type: GrantFiled: October 29, 2021Date of Patent: May 2, 2023Assignee: SiliConch Systems Pvt LtdInventors: Rakesh Kumar Polasa, Shubham Paliwal, Alagesan Mani
-
Patent number: 11636014Abstract: A memory system and a data processing system including the memory system may manage a plurality of memory devices. For example, the data processing system may categorize and analyze error information from the memory devices, acquire characteristic data from the memory devices and set operation modes of the memory devices based on the characteristic data, allocate the memory devices to a host workload, detect a defective memory device among the memory devices and efficiently recover the defective memory device.Type: GrantFiled: April 17, 2020Date of Patent: April 25, 2023Assignee: SK hynix Inc.Inventors: Eung-Bo Shim, Hyung-Sup Kim
-
Patent number: 11625084Abstract: Methods and apparatus for optimizing device power and efficiency based on host-controlled hints prior to low-power entry for PCI Express blocks and components. Data structures containing low-power state capability information mapping one or more fine-grained low-power states for each of at least one of an L0s, L1, L1.1, and L1.2 PCIe-defined low-power state are stored on a PCIe device coupled to a Host via a PCIe link. Messages are exchanged over the PCIe link between the Host and PCIe device to configure, using the low-power state capability information, blocks and/or components on the PCIe device to enter a fine-grained low-power state instead of an associated PCIe-defined low-power state mapped to the fine-grained low-power state when the PCIe device detects a power-change event or receives a command to enter the associated PCIe-defined low-power state. Sequences of power-level changes between multiple fine-grained low-power states may also be implemented.Type: GrantFiled: August 15, 2019Date of Patent: April 11, 2023Assignee: Intel CorporationInventors: Kuan Hau Tan, Anoop Mukker, Ang Li, Wai Ben Lin, Arash Talebi
-
Patent number: 11592499Abstract: A wireless sensor for an associated machine or machine part which includes a communications module that wirelessly transmits data related to the associated machine or machine part. The communications module is mounted on the sensor and the sensor is disposed under the bottom side of the control circuitry. A sensor is configured to measure one or more properties of the associated machine or machine part. The wireless sensor can be used with a smart device app such that information from the wireless sensor can be received and displayed on the smart device.Type: GrantFiled: December 7, 2020Date of Patent: February 28, 2023Assignee: Barnes Group Inc.Inventors: Kevin R. Darrah, Michael O. Culbertson, Steven J. Reilly, Kelvin L. Knipl, Jr.
-
Patent number: 11547263Abstract: A robot cleaner comprising: a cleaner body including a controller, the cleaner body having a dust container accommodation part formed therein; a wheel unit mounted in the cleaner body, the wheel unit of which driving is controlled by the controller; and a dust container detachably coupled to the dust container accommodation part, wherein a first opening and a second opening are disposed at the same height in an inner wall of the dust container accommodation part, wherein the dust container includes: an entrance and an exit, disposed side by side along the circumference of the dust container, the entrance and the exit, respectively communicating with the first opening and the second opening when the dust container is accommodated in the dust container accommodation part; and a flow separating part extending downwardly inclined along the inner circumference of the dust container.Type: GrantFiled: January 29, 2021Date of Patent: January 10, 2023Assignee: LG ELECTRONICS INC.Inventors: Bohyun Nam, Inbo Shim, Jihoon Sung, Sojin Park, Seunghyun Song, Sangkyu Lee, Woochan Jun
-
Patent number: 11508282Abstract: A display control device includes a first display capable of color display, a first controller performing reset control of the first display, and a second controller having less throughput than the first controller. The first controller executes reset control on the first display in a case of a first operation mode in which the first controller is active. The second controller executes reset control on the first display in a case of a second operation mode in which the first controller is inactive or in a case of detection of the first controller not operating normally.Type: GrantFiled: February 5, 2021Date of Patent: November 22, 2022Assignee: Casio Computer Co., Ltd.Inventor: Shuhei Uchida
-
Patent number: 11493986Abstract: Various embodiments include methods and devices for cache memory power control. Some embodiments may include determining whether a processor is entering a lowest power mode of the processor, and switching a lowest power mode switch control signal to indicate to a cache power switch of the processor switching an electrical connection of a cache memory from a memory power rail to a processor power rail in response to determining that the processor is entering a lowest power mode.Type: GrantFiled: December 22, 2019Date of Patent: November 8, 2022Assignee: QUALCOMM IncorporatedInventors: Bharat Kumar Rangarajan, Rajesh Arimilli, Srinivas Turaga
-
Patent number: 11476869Abstract: A deep neural network (DNN) module is disclosed that can dynamically partition neuron workload to reduce power consumption. The DNN module includes neurons and a group partitioner and scheduler unit. The group partitioner and scheduler unit divides a workload for the neurons into partitions in order to maximize the number of neurons that can simultaneously process the workload. The group partitioner and scheduler unit then assigns a group of neurons to each of the partitions. The groups of neurons in the DNN module process the workload in their assigned partition to generate a partial output value. The neurons in each group can then sum their partial output values to generate a final output value for the workload. The neurons can be powered down once the groups of neurons have completed processing their assigned workload to reduce power consumption.Type: GrantFiled: April 13, 2018Date of Patent: October 18, 2022Assignee: Microsoft Technology Licensing, LLCInventors: Amol Ashok Ambardekar, Boris Bobrov, Chad Balling McBride, George Petre, Kent D. Cedola, Larry Marvin Wall
-
Patent number: 11477832Abstract: A user equipment (UE) may support establishing an E-UTRAN New Radio-Dual Connectivity (EN-DC) connection with a telecommunication network that involves both a Long-Term Evolution (LTE) connection and a fifth generation (5G) connection. However, the EN-DC connection may drain a battery of the UE more quickly than the LTE connection would alone. Accordingly, an EN-DC switcher executing on the UE can determine when the UE should use the LTE connection alone or use the EN-DC connection, for example based on factors that may indicate when a user of the UE is less likely to perceive improved throughput or other benefits of the EN-DC connection.Type: GrantFiled: June 11, 2020Date of Patent: October 18, 2022Assignee: T-Mobile USA, Inc.Inventors: Ming Shan Kwok, Wafik Abdel Shahid
-
Patent number: 11467652Abstract: A system on chip (SoC) includes a first core and a second core, first and second power gating switches, and a first power switch. The first power gating switch is arranged between the first core and a first power rail that receives a first voltage, and is selectively turned on in response to a first power gating signal. The second power gating switch is arranged between the second core and a second power rail that receives a second voltage, and is selectively turned on in response to a second power gating signal. The first power switch is arranged between the first power rail and the second power rail, and is selectively turned on in response to a first power control signal to connect the first power gating switch or the second power gating switch both the first power rail and the second power rail.Type: GrantFiled: April 10, 2020Date of Patent: October 11, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byungchul Jeon, Jae Min Kim, Hyunseok Kim, Junho Huh
-
Patent number: 11442519Abstract: The present disclosure provides various embodiments of an external power supply and methods to enhance the output power delivered by an external power supply to a power consuming load. As described in more detail below, the embodiments disclosed herein enable an external power supply to deliver a higher than maximum output power for short periods of time when ambient temperatures within the external power supply are low. As the ambient temperature increases, the embodiments disclosed herein throttle (or incrementally reduce) the output power delivered by the external power supply until the maximum output power specified for the power supply is reached. Although not strictly limited to such, the external power supply may be a Universal Serial Bus (USB)-enabled AC/DC adapter, and more specifically, a USB Power Deliver (USB-PD) AC/DC adapter, in some embodiments.Type: GrantFiled: February 23, 2021Date of Patent: September 13, 2022Assignee: Dell Products L.P.Inventors: Wei Cheng Yu, Geroncio O. Tan, Merle Wood, III, Chi Che Wu, Tsung-Cheng Liao, Wen-Yung Chang
-
Patent number: 11422614Abstract: A semiconductor device comprises a central processing device, a first logical circuit, and a serial memory interface circuit. The first logical circuit has a first scan chain in which a first scan pattern is set, is configured to suppress a leakage current when the first scan pattern for power saving is set in the first scan chain. The serial memory interface circuit is configured to acquire the first scan pattern for power saving from an external storage device. The leakage current of the first logical circuit is suppressed by transferring the first scan pattern for power saving acquired by the serial memory interface circuit to the first logical circuit and setting the first scan pattern for power saving in the first scan chain under control of the central processing device.Type: GrantFiled: February 26, 2020Date of Patent: August 23, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Yasuhiro Katayama, Daisuke Katori, Tatsuo Inoue, Michitomo Yamaguchi, Naoki Oshima, Shogo Masuda
-
Patent number: 11425189Abstract: A power profile library includes a plurality of power profiles with each power profile having a plurality of maximum clock speeds for respective processors. The maximum clock speeds of each power profile are selected to limit a maximum amount of heat per unit time generated by the processors in combination. A developer computer system selects sections of an eventual application for a consumer device and a target intent for each section. A power profile lookup uses the target intents to determine a power profile for each section.Type: GrantFiled: February 6, 2020Date of Patent: August 23, 2022Assignee: Magic Leap, Inc.Inventor: Gregory Michael Link
-
Patent number: 11416395Abstract: A computing system having at least one bus, a plurality of different memory components, and a processing device operatively coupled with the plurality of memory components through the at least one bus. The different memory components include first memory and second memory having different memory access speeds. The computing system further includes a memory virtualizer operatively to: store an address map between first addresses used by the processing device to access memory and second addresses used to access the first memory and the second memory; monitor usages of the first memory and the second memory; adjust the address map based on the usages to improve speed of the processing device in memory access involving the first memory and the second memory; and swap data content in the first memory and the second memory according to adjustments to the address map.Type: GrantFiled: August 3, 2018Date of Patent: August 16, 2022Assignee: Micron Technology, Inc.Inventors: Anirban Ray, Parag R. Maharana, Gurpreet Anand
-
Patent number: 11409560Abstract: In one embodiment, a processor includes a current protection controller to: receive instruction width information and instruction type information associated with one or more instructions stored in an instruction queue prior to execution of the one or more instructions by an execution circuit; determine a power license level for the core based on the corresponding instruction width information and the instruction type information; generate a request for a license for the core corresponding to the power license level; and communicate the request to a power controller when the one or more instructions are non-speculative, and defer communication of the request when at least one of the one or more instructions is speculative. Other embodiments are described and claimed.Type: GrantFiled: March 28, 2019Date of Patent: August 9, 2022Assignee: Intel CorporationInventors: Krishnamurthy Jambur Sathyanarayana, Robert Valentine, Alexander Gendler, Shmuel Zobel, Gavri Berger, Ian M. Steiner, Nikhil Gupta, Eyal Hadas, Edo Hachamo, Sumesh Subramanian
-
Patent number: 11403624Abstract: A system and method for layered authorization to manage a payment wallet for in-vehicle payments that include executing a vehicle connect application that allows a user to interface with a vehicle through a portable device. The vehicle connect application includes the payment wallet that is configured to be used to provide in-vehicle payments. The system and method also include determining if a plurality of layered authentication processes are successfully completed. The system and method further include allowing access and usage of the payment wallet through the vehicle connect application to complete the in-vehicle payments based on determining the successful completion of the plurality of layered authentication processes.Type: GrantFiled: May 6, 2019Date of Patent: August 2, 2022Assignee: HONDA MOTOR CO., LTD.Inventor: Narendran Ravi
-
Patent number: 11397999Abstract: Examples relate to flexible datacenters or other power loads tolerant of intermittent operation and configured to use power received behind-the-meter. A system may include a set of computing systems powered by behind-the-meter power and a datacenter control system. The datacenter control system may be configured to monitor a set of conditions that includes behind-the-meter power availability at the set of computing systems and perform a weighted analysis using the set of monitored conditions. Based on the weighted analysis, the datacenter control system may be configured to modulate operating attributes of one or more computing systems of the set of computing systems. In some examples, the datacenter control system is a remote master control system in communication with a datacenter control system of a flexible datacenter housing the set of computing systems.Type: GrantFiled: August 1, 2019Date of Patent: July 26, 2022Assignee: LANCIUM LLCInventors: Michael T. McNamara, Raymond E. Cline, Jr.
-
Patent number: 11368412Abstract: The disclosed systems and methods provide methods and systems for providing power throttling adapted for high performance network switches. A method includes determining, for each of a plurality of measurement periods within a thermal average period, an energy usage estimate for a packet processing block configured to process ingress packets at a power gated clock rate. The method includes determining, for each of the plurality of measurement periods, a target clock rate for the packet processing block based on the determined energy usage estimates to meet a target energy value that is averaged for the thermal average period. The method includes adjusting, for each of the plurality of measurement periods, the power gated clock rate towards the target clock rate, wherein the adjusting causes the packet processing block to process the ingress packets at the adjusted power gated clock rate.Type: GrantFiled: July 31, 2020Date of Patent: June 21, 2022Assignee: Avago Technologies International Sales Pte. LimitedInventors: Surendra Anubolu, Sachin Prabhakarrao Kadu, Laxminarasimha Rao Kesiraju, Mohan V. Kalkunte
-
Patent number: 11347433Abstract: A method for performing sudden power off recovery (SPOR) management, an associated memory device and a controller thereof, and an associated electronic device are provided. The method may include: triggering writing an expansion block; regarding a target block, setting a page count and a start page number for being processed with binary search; at least according to the page count and the start page number, performing the binary search on the target block to find a first empty page within the target block; performing page-by-page search, starting from the first empty page in a backward direction within the target block, to find the last valid page within the target block; determining an abandonment range within the expansion block according to the last valid page and the first empty page; and performing dummy programming on all expansion pages within the abandonment range.Type: GrantFiled: April 12, 2020Date of Patent: May 31, 2022Assignee: Silicon Motion, Inc.Inventor: Sung-Yen Hsieh
-
Patent number: 11342851Abstract: A power supply with a DC-DC converter and a switching converter comprises an intermediate circuit and at least one output switching regulator. The intermediate circuit has an intermediate circuit voltage, and is connected to a supply voltage via the DC-DC converter. The at least one output switching regulator is connected to the intermediate circuit, and configured to supply, on the output side, a regulated output voltage.Type: GrantFiled: January 14, 2013Date of Patent: May 24, 2022Assignee: Siemens AktiengesellschaftInventor: Christian Augesky
-
Patent number: 11314318Abstract: A server system and a power-saving method thereof are provided. The power-saving method includes: enabling, by a programmable logic unit in a working mode, a power-on control unit to operate according to a working power; determining, by the power-on control unit in the working mode, whether a power-saving power-off signal is received, and when the power-saving power-off signal is received, controlling, by the power-on control unit, the server system to be powered off and switched from the working mode to a soft-off mode; operating, by the programmable logic unit, according to standby power to enable, in the soft-off mode, the power-on control unit to operate according to the standby power; and turning off, by a baseboard management control unit, the programmable logic unit according to the power-saving power-off signal when the power-on control unit operates according to the standby power, to turn off the power-on control unit.Type: GrantFiled: September 17, 2019Date of Patent: April 26, 2022Assignee: MITAC COMPUTING TECHNOLOGY CORPORATIONInventors: Cheng-Chun Chen, Jing-Chin Huang, Chih-Peng Chang
-
Patent number: 11310626Abstract: A solution for managing vehicles both individually and as a group of associated vehicles is provided. A vehicle node can be located on each vehicle in the group and obtain and process data from a plurality of sensors also located on the vehicle. The vehicle node can be configured to communicate, either directly or indirectly, with a group system assigned to the group using a wireless communications solution. The group system can acquire monitoring data for all of the group of associated vehicles, which can be used to manage the group of associated vehicles and/or one or more individual vehicles in the group. The group system can be located on a vehicle traveling as part of the group of associated vehicles or at a fixed location.Type: GrantFiled: October 2, 2018Date of Patent: April 19, 2022Assignee: International Electronic Machines Corp.Inventors: Zahid F. Mian, Bruce P. McKenney, Robert W. Foss
-
Patent number: 11307642Abstract: Embodiments of this application disclose a method for managing a power supply state of a memory and a chip, where the memory includes a plurality of storage areas, and the plurality of storage areas are separately powered by an independent power supply. The method includes: determining an occupancy condition of the plurality of storage areas by a program according to allocation address information of a segment, in the program, to be stored in the plurality of storage areas; and configuring a power supply state of the plurality of storage areas according to the occupancy condition of the plurality of storage areas by the program.Type: GrantFiled: December 24, 2020Date of Patent: April 19, 2022Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventor: Nan Zou
-
Patent number: 11301481Abstract: An integrated circuit may be provided with cryptocurrency mining capabilities. The integrated circuit may include control circuitry and a number of processing cores that complete a Secure Hash Algorithm 256 (SHA-256) function in parallel. Logic circuitry may be shared between multiple processing cores. Each processing core may perform sequential rounds of cryptographic hashing operations based on a hash input and message word inputs. The control circuitry may control the processing cores to complete the SHA-256 function over different search spaces. The shared logic circuitry may perform a subset of the sequential rounds for multiple processing cores. If desired, the shared logic circuitry may generate message word inputs for some of the sequential rounds across multiple processing cores. By sharing logic circuitry across cores, chip area consumption and power efficiency may be improved relative to scenarios where the cores are formed using only dedicated logic.Type: GrantFiled: July 31, 2019Date of Patent: April 12, 2022Assignee: 21, Inc.Inventors: Veerbhan Kheterpal, Daniel Firu, Nigel Drego
-
Patent number: 11301248Abstract: A processor is provided that includes a first multiplication unit in a first data path of the processor, the first multiplication unit configured to perform single issue multiply instructions, and a second multiplication unit in the first data path, the second multiplication unit configured to perform single issue multiply instructions, wherein the first multiplication unit and the second multiplication unit are configured to execute respective single issue multiply instructions in parallel.Type: GrantFiled: May 20, 2020Date of Patent: April 12, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Mujibur Rahman, Timothy David Anderson, Soujanya Narnur