Clock Or Synchronization Patents (Class 714/731)
-
Patent number: 12241933Abstract: Structural testing of a semiconductor integrated circuit (IC), including scanning test patterns or test conditions into internal circuits of the semiconductor IC, for example from a tester device. A timing margin may be measured during the structural test. The margin is measured based on a characteristic of a comparison between a test signal path of the semiconductor IC and a delayed signal path, the delayed signal path being a signal of the test signal path delayed by a variable delay time. An output of the margin measurement sensor may be scanned out, for instance to the tester device.Type: GrantFiled: July 5, 2021Date of Patent: March 4, 2025Assignee: PROTEANTECS LTD.Inventors: Evelyn Landman, Eyal Fayneh, Shai Cohen, Alex Khazin
-
Patent number: 12216160Abstract: An integrated circuit for transition fault testing comprises a synchronizing circuit including a first set of shift registers coupled to receive a scan enable signal and to provide a synchronizing signal based on the scan enable signal; a clock leaker circuit coupled to the synchronizing circuit and including a second set of shift registers coupled to receive a first clock signal based on the synchronizing signal and to provide a second clock signal that includes a set of pulses; and a multiplexer (MUX) that includes a first input coupled to receive a shift clock, a second input coupled to the clock leaker circuit to receive the second clock signal, and an output configured to provide an output clock signal that includes a second set of pulses.Type: GrantFiled: March 13, 2023Date of Patent: February 4, 2025Assignee: Texas Instruments IncorporatedInventors: Wilson Pradeep, Sriraj Chellappan, Shruti Gupta
-
Patent number: 12158500Abstract: A system, comprising: a plurality of first latches; a compressor circuit, coupled to the first latches, configured to compress an first signal having X bits from the first latches to a second signal having Y bits, wherein X and Y are positive integers and X is larger than Y; and at least one second latch, coupled to the compressor circuit, configured to receive the second signal to generate a scan output, wherein each of the first latches and the second latch forms a D flip flop. The system outputs the first signal but none of the scan output in a normal mode, and outputs the scan output but none of the first signal in a test mode.Type: GrantFiled: September 16, 2022Date of Patent: December 3, 2024Assignee: Realtek Semiconductor Corp.Inventor: Yu-Cheng Lo
-
Patent number: 11922022Abstract: A method of controlling a storage device including a command terminal, a plurality of data terminals, and a clock terminal, including receiving a clock signal through the clock terminal; outputting a first status data through the data terminals in accordance with only one of a rising edge and a falling edge of the clock signal in a first transfer mode; outputting data through the data terminals in accordance with both the rising edge and the falling edge of the clock signal in a second transfer mode; and receiving and responding to commands via the command terminal in accordance with only one of a rising edge and a falling edge of the clock signal while outputting data through the data terminals in accordance with both the rising edge and the falling edge of the clock signal in the second transfer mode.Type: GrantFiled: December 7, 2022Date of Patent: March 5, 2024Assignee: Kioxia CorporationInventor: Takafumi Ito
-
Patent number: 11899066Abstract: In some examples, a computing device includes a first reset domain including a test controller and a configurable test logic. The computing device includes a second reset domain including a subsystem to be measured by the configurable test logic. The first reset domain is to enter a reset mode, and after exiting the reset mode, receive configuration information that configures the configurable test logic. The test controller of the first reset domain is to maintain the second reset domain in a reset mode after the first reset domain has exited the reset mode of the first reset domain, and responsive to the received configuration information for configuring the configurable test logic, provide a reset release indication to the second reset domain to allow the second reset domain to exit the reset mode of the second reset domain.Type: GrantFiled: July 15, 2022Date of Patent: February 13, 2024Assignee: Hewlett Packard Enterprise Development LPInventors: Naysen J. Robertson, Christopher M. Wesneski, Samuel Gonzalez
-
Patent number: 11893336Abstract: An IC test engine generates a plurality of two-cycle delay test patterns that target a first set of multicycle faults and/or defects of a fabricated IC chip based on an IC design. Each two-cycle delay test pattern includes a scan-in shift window operating at a test clock frequency, and a capture window with a launch cycle and a capture cycle operating at a functional clock frequency. The IC test engine fault simulates the plurality of two-cycle delay test patterns against a second set of multicycle faults and/or defects in the IC design utilizing sim-shifting, such that a state of the IC design after at least a last two shift clock cycles of a scan-in shift in window of each two-cycle delay test pattern of the plurality of two-cycle delay test patterns are fault simulated to provide two fault initialization cycles for detection of a multicycle delay fault and/or defect.Type: GrantFiled: October 12, 2021Date of Patent: February 6, 2024Assignee: Cadence Design Systems, Inc.Inventors: Arvind Chokhani, Joseph Michael Swenton, Martin Thomas Amodeo
-
Patent number: 11892506Abstract: A multicycle path circuit capable of operating at a functional mode and an at-speed test mode. The multicycle path circuit includes an on-chip controller configured to receive an on-chip clock signal and modulate the on-chip clock signal to provide a first clock signal to a first circuit and a second clock signal to a second circuit. The first clock signal and the second clock signal are in a multicycle phase relationship. The on-chip controller is configured to ensure the clock paths to and from the second circuit to be the same for the functional mode and the at-speed test mode and therefore to avoid hold and setup timing conflict between these modes.Type: GrantFiled: September 23, 2021Date of Patent: February 6, 2024Assignee: MEDIATEK Singapore Pte. Ltd.Inventors: Ashish Kumar Nayak, Gokulakrishnan Manoharan, Mahesh Kumar Devani
-
Patent number: 11747852Abstract: A method and apparatus for managing overclocking in a data center includes determining a frequency limit of a first processor of a first server in the data center. The voltage of the first processor is lowered to a stability point, and the frequency is lowered. The first server is tested for stability. Based upon the results of the test, the voltage and frequency modifications are deployed to a second processor of a second server in the data center.Type: GrantFiled: December 23, 2019Date of Patent: September 5, 2023Assignee: Advanced Micro Devices, Inc.Inventors: Amitabh Mehra, Jeffrey N. Burley, Anil Harwani
-
Patent number: 11614487Abstract: A circuit comprises a plurality of clock control devices. Each of the clock control devices is configured to generate a scan test clock signal for a particular clock domain in the circuit and comprises circuitry configured to select clock pulses of a fast clock signal as scan capture clock pulses for the particular clock domain based on a particular clock pulse of a slow clock signal and a scan enable signal. The order and spacing between the groups of the scan capture clock pulses for different clock domains correspond to the order and spacing of the clock pulses of the slow clock signal.Type: GrantFiled: January 28, 2020Date of Patent: March 28, 2023Assignee: Siemens Industry Software Inc.Inventor: Jean-Francois Cote
-
Patent number: 11604223Abstract: A clock control system for a scan chain generates two clock signals. During a shift phase of a testing mode of the scan chain, one clock signal is an inverted version of the other clock signal. The clock control system provides the clock signal and the inverted clock signal to two different scan flip-flops of the scan chain, respectively. Each of the two scan flip-flops performs a flip-flop operation when the received clock signal transitions from a de-asserted state to an asserted state. Thus, the two flip-flop operations are mutually exclusive during the shift phase. As a result, a dynamic voltage drop across the scan chain during the shift phase is reduced.Type: GrantFiled: December 16, 2021Date of Patent: March 14, 2023Assignee: NXP USA, INC.Inventors: Himanshu Mangal, Amol Agarwal, Abhishek Mahajan, Love Gupta, Pratyush Pranav Joshi
-
Patent number: 11604221Abstract: An integrated circuit for transition fault testing comprises a synchronizing circuit including a first set of shift registers coupled to receive a scan enable signal and to provide a synchronizing signal based on the scan enable signal; a clock leaker circuit coupled to the synchronizing circuit and including a second set of shift registers coupled to receive a first clock signal based on the synchronizing signal and to provide a second clock signal that includes a set of pulses; and a multiplexer (MUX) that includes a first input coupled to receive a shift clock, a second input coupled to the clock leaker circuit to receive the second clock signal, and an output configured to provide an output clock signal that includes a second set of pulses.Type: GrantFiled: December 30, 2021Date of Patent: March 14, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Wilson Pradeep, Sriraj Chellappan, Shruti Gupta
-
Patent number: 11592481Abstract: An apparatus includes a core logic circuit, one or more integrated clock-gating (ICG) cells, and one or more ICG control cells (ICCs). The core logic circuit generally comprises a plurality of flip-flops. The plurality of flip-flops may be connected to form one or more scan chains. Each of the one or more integrated clock-gating (ICG) cells may be configured to gate a clock signal of a respective one of the one or more scan chains. Each of the one or more ICG control cells may be configured to control a respective one or more of the one or more ICG cells.Type: GrantFiled: February 23, 2021Date of Patent: February 28, 2023Assignee: Ambarella International LPInventors: Praveen Kumar Jaini, Srihari Raju Saripella, Karthik Narayanan Subramanian
-
Patent number: 11568926Abstract: Various implementations described herein are directed to an integrated circuit having first latch circuitry with multiple first latches that latch multiple input data signals. The integrated circuit may include second latch circuitry having a single second latch that receives the latched multiple input data signals from the multiple first latches and outputs a single latched data signal based on the latched multiple input data signals. The integrated circuit may include intermediate logic circuitry that is coupled between the first latch circuitry and the second latch circuitry. The intermediate logic circuitry may receive and combine the multiple input data signals from the first latch circuitry into a single data signal that is provided to the single second latch of the second latch circuitry for output as the single latched data signal.Type: GrantFiled: November 23, 2020Date of Patent: January 31, 2023Assignee: Arm LimitedInventors: Andy Wangkun Chen, Teresa Louise McLaurin, Frank David Frederick, Richard Slobodnik, Yew Keong Chong
-
Patent number: 11391771Abstract: A semiconductor integrated circuit (IC) comprising a time-to-digital converter circuit (TDC), wherein time inputs to the TDC are (i) one or more input to an input/output (I/O) buffer of a pad of the IC, and (ii) one or more output from the I/O buffer. The IC comprises a digital comparator circuit electrically configured to: receive a stream of digital output values from the TDC, compare each value of the stream to one or more previous value in the stream, and when the comparison reflects a difference value greater than a threshold, issuing a notification to a user of the IC.Type: GrantFiled: November 22, 2018Date of Patent: July 19, 2022Assignee: PROTEANTECS LTD.Inventors: Eyal Fayneh, Shai Cohen, Evelyn Landman, Yahel David, Inbar Weintrob
-
Patent number: 11340294Abstract: Boundary test circuit, memory and boundary test method are provided. The boundary test circuit may include a plurality of serially-connected wrapper boundary registers (WBRs) and a plurality of toggle circuits (TCs). Each WBR may include a first I/O for receiving an initial test signal and a second I/O for transmitting the initial test signal to the WBR at a succeeding stage. Each TC may include an input for receiving the initial test signal stored in a corresponding WBR, a control I/O for receiving a toggle signal, and an output for transmitting a real-time test signal to the integrated circuit. The toggle signal may be configured to control phase switching of the real-time test signal, and, depending on the toggle signal, the real-time test signal may have a phase identical or inverse to a phase of the initial test signal. This method improves the efficiency and flexibility of the boundary test.Type: GrantFiled: February 2, 2021Date of Patent: May 24, 2022Assignee: Changxin Memory Technologies, Inc.Inventor: Cheng-Jer Yang
-
Patent number: 11309047Abstract: Disclosed herein is an apparatus that includes first and second shift register circuits coupled in series, the first and second shift register circuits being configured to perform a shift operation of a trigger signal in synchronization with a clock signal, and a clock control circuit configured to set a frequency of the clock signal to a first frequency when the trigger signal is in the first shift register circuit and set a frequency of the clock signal to a second frequency different from the first frequency when the trigger signal is in the second shift register circuit.Type: GrantFiled: September 14, 2020Date of Patent: April 19, 2022Assignee: Micron Technology, Inc.Inventor: Yutaka Uemura
-
Patent number: 11275114Abstract: According to one embodiment, a semiconductor device includes a control circuit configured to generate a first signal and a second signal, a gating circuit configured to execute supply or stoppage of supply of a clock signal based on the first signal, and a circuit block configured to accept the clock signal, the second signal, and a test pattern. The gating circuit is configured to execute resupply of the clock signal after the stoppage of the supply, based on the first signal during a period of a scan test.Type: GrantFiled: September 11, 2020Date of Patent: March 15, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Takashi Aono
-
Patent number: 11132484Abstract: A method for testing a design is provided. The method includes generating a sequence of bits, mapping the sequence of bits to a combination, and generating an enable signal based on the combination. The enable signal enables an asynchronous signal in the design. The method also includes driving an element of the design based on the enabled asynchronous signal.Type: GrantFiled: October 2, 2020Date of Patent: September 28, 2021Assignee: Synopsys, Inc.Inventors: Frederic Neuveux, Salvatore Talluto
-
Patent number: 11017135Abstract: Embodiments of the present disclosure may include a system for scanning a circuit, the embodiments including flip-flops, latches interleaved between the flip-flops, multiplexers configured to propagate scan data between the flip-flops and latches, and scan logic configured to control the multiplexers to load test data into the flip-flops and latches. A first pair of latches are interleaved between a first pair of flip-flops.Type: GrantFiled: August 2, 2017Date of Patent: May 25, 2021Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventor: Athmanathan Vaidyanathan
-
Patent number: 10998890Abstract: A flip-flop circuit is disclosed. The flip-flop circuit includes a single-input inverter, a dual-input inverter, a single-input tri-state inverter, a dual-input tri-state inverter, and two single-event transient (SET) filters. The single-input tri-state inverter receives an input signal D. The dual-input tri-state inverter includes a first input, a second input and an output, wherein the first input receives output signals from the dual-input inverter and the second input receives output signals from the dual-input inverter via the first SET filter. The output of the dual-input tri-state inverter sends output signals to a first input of the dual-input inverter and a second input of the dual-input inverter via the second SET filter. The single-input inverter receives inputs from the dual-input inverter to provide an output signal Q for the flip-flop circuit.Type: GrantFiled: December 29, 2017Date of Patent: May 4, 2021Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Bin Li, David Bostedo, Landon J. Caley, Nicholas J. Chiolino, Patrick Fleming, David D. Moser
-
Patent number: 10979044Abstract: In an embodiment, an integrated circuit includes a communication interface configured to be coupled to a communication bus and an input circuit. The communication interface has a plurality of terminals. The input circuit has a first input coupled to a first terminal of the plurality of terminals, and a second input coupled to a second terminal of the plurality of terminals. The first input of the input circuit is configured to receive a first signal and the second input of the input circuit is configured to receive a second signal. The input circuit is configured to generate a reset signal at an output of the input circuit based on the first and second signals while the communication interface is unselected.Type: GrantFiled: March 14, 2019Date of Patent: April 13, 2021Assignee: Infineon Technologies AGInventors: Christoph Rumpler, Achim Dallmann
-
Patent number: 10921371Abstract: The disclosed technology facilitates programmable scan shift testing for a scan chain including at least a first segment of scan-flops connected in series with a second segment of scan-flops. The scan chain includes at least a first multiplexor positioned between the first segment and the second segment that is configured to selectively supply scan input from a test controller to the second segment while preventing the second segment from receiving an output of the first segment.Type: GrantFiled: July 5, 2017Date of Patent: February 16, 2021Assignee: SEAGATE TECHNOLOGY LLCInventors: Jay Shah, Aniruddha Mukund Bhasale
-
Patent number: 10901838Abstract: Technical solutions are described for computing data check word for a host request for an I/O processing operation at a host computer system that communicates with a control unit. An example method includes obtaining information for a first I/O operation at a channel subsystem in the host computer system, and accessing an address control word (ACW) of the first I/O operation. The ACW is stored in the local channel memory, and the ACW includes a first data check seed-value. The method also includes computing a first data check word based on the first data check seed-value from the ACW. The method also includes obtaining information for a second I/O operation at the channel subsystem, and in response to the second i/o operation corresponding to said ACW of the first I/O operation, computing a second data check word based on a second data check seed-value from a cache memory.Type: GrantFiled: July 27, 2018Date of Patent: January 26, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Raymond Wong, Jie Zheng
-
Patent number: 10867689Abstract: A system comprises a testing mode register, a set of pins, and a test access port controller. The test access port controller initiates a first testing mode by configuring the set of pins according to a first pin protocol. The test access port controller configures a first pin to receive first test pattern data based on a first convention and configures a second pin to output first test result data based on the first test pattern data. Based on detecting a register command stored in the testing mode register, the test access port controller initiates a second testing mode by configuring the set of pins according to a second pin protocol. The test access port controller configures the first pin to receive a second test pattern data generated based on a second convention and configures the second pin to output a second test result data based on the second test pattern data.Type: GrantFiled: February 12, 2019Date of Patent: December 15, 2020Assignee: Micron Technology, Inc.Inventor: Michael Richard Spica
-
Patent number: 10830488Abstract: The present disclosure includes an HVAC system that includes a plurality of dampers each corresponding to one building zone of a plurality of building zones, a plurality of sensors each corresponding to the one of the plurality of building zones, and a control board communicatively coupled with the plurality of dampers and sensors. The control board includes a plurality of status light sources, each corresponding to one damper the plurality of dampers, a plurality of communication light sources each corresponding to one sensor of the plurality of sensors, and a microcontroller programmed to control operation of equipment in the HVAC system. The microcontroller is configured to perform “a hardware test mode” to facilitate diagnosis of the plurality of dampers by causing the plurality of status light sources to sequentially execute a first light scheme or a second light scheme in response to instructions to the plurality of dampers.Type: GrantFiled: May 29, 2018Date of Patent: November 10, 2020Assignee: Johnson Controls Technology CompanyInventor: Shaun B. Atchison
-
Patent number: 10747926Abstract: A new low-power test compression method and design for testability (DFT) architecture are proposed for deterministic test pairs for launch-on-capture (LOC) transition fault testing by using a new seed encoding scheme, a new low-power test application procedure and a new test compression architecture. The new seed encoding scheme generates seeds for all test pairs by selecting a primitive polynomial that encodes all test pairs of a compact test set. The low-power test compression architecture includes: (1) the LFSR established by the selected primitive polynomial and the selected number of extra variables injected to the LFSR; (2) the scan tree architecture for LOC transition fault testing; and (3) the new gating technique. A new static test compaction scheme is proposed by bitwise modifying the values of a seed and the extra variables. A new technique for test point insertion is proposed for LOC delay testing in the two-frame-circuit model, which apparently reduces test data volume.Type: GrantFiled: May 7, 2018Date of Patent: August 18, 2020Assignee: Tsinghua UniversityInventor: Dong Xiang
-
Patent number: 10732850Abstract: A memory card is attached to a host device, and includes a data control circuit which transfers data with respect to the host device in synchronism with a rise edge and a fall edge of a clock signal.Type: GrantFiled: December 26, 2018Date of Patent: August 4, 2020Assignee: Toshiba Memory CorporationInventor: Takafumi Ito
-
Patent number: 10706948Abstract: A method for multi-level memory safety for a sensor integrated circuit can include loading a blocking bit into a volatile memory from a non-volatile memory and providing the blocking bit to a gating circuit from the volatile memory. Further, the method may include the gating circuit determining whether to provide a default value to a functional logic based upon the provided blocking bit.Type: GrantFiled: July 12, 2018Date of Patent: July 7, 2020Assignee: Allegro MicroSystems, LLCInventors: Nicolas Rafael Biberidis, Octavio H. Alpago, Nicolas Rigoni
-
Patent number: 10665165Abstract: An organic light-emitting display panel, an organic light-emitting display apparatus and a driving method of the organic light-emitting display panel are provided. The organic light-emitting display panel includes a data line and a gate line intersecting the data line, a switching signal line, a pixel driving circuit including a first voltage terminal for supplying a high-level direct current voltage, a driving transistor, a light-emitting diode and a photosensitive switch electrically connected between the first voltage terminal and the light-emitting diode; a photosensitive element disposed at a non-display region of the organic light-emitting display panel; and a control circuit including a storage module and a control module. The photosensitive element is configured to sense environment brightness and is electrically connected with the control circuit.Type: GrantFiled: August 4, 2017Date of Patent: May 26, 2020Assignee: SHANGHAI TIANMA AM-OLED CO., LTD.Inventors: Yue Li, Gang Liu, Zhonglan Cai
-
Patent number: 10605855Abstract: A method, a test line and a system for detecting defects on a semiconductor wafer are presented. The method includes measuring a current-voltage (IV) curve of a plurality of metal oxide semiconductor (MOS) transistors which are connected in series in a test key; comparing the measured IV curve with a reference curve to obtain a first drain current drop in a linear region and a second drain current drop in a saturation region; and determining whether at least one of the MOS transistor among the MOS transistors of the test key is defected according to at least one of the first drain current drop and the second drain current drop.Type: GrantFiled: August 29, 2017Date of Patent: March 31, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jing-Sen Wang, Yuan-Yao Chang, Hung-Chi Chiu, Chia-Wei Huang
-
Patent number: 10545189Abstract: In one embodiments, a system comprises: a plurality of scan test chains configured to perform test operations at a first clock speed; a central test controller for controlling testing by the scan test chains; and an interface configured to generate instructions to direct central test controller. The interface communicates with the centralized test controller at the first clock speed and an external scan input at a second clock speed. The second clock speed can be faster than the first clock speed. The instructions communicated to the central controller can be directions associated with sequential scan compression/decompression operations. In one exemplary implementation, the interface further comprise a mode state machine used to generate the mode control instructions and a test register state machine that generate test state control instructions, wherein the test mode control instructions and the test state control instructions direct operations of the centralized test controller.Type: GrantFiled: October 27, 2016Date of Patent: January 28, 2020Assignee: NVIDIA CORPORATIONInventors: Milind Sonawane, Amit Sanghani, Jonathon E. Colburn, Bala Tarun Nelapatla, Shantanu Sarangi, Rajendra Kumar reddy.S, Sailendra Chadalavada
-
Patent number: 10496771Abstract: In a compression scan, the number of test steps is reduced without reducing a defection efficiency. A semiconductor apparatus includes one or more scan chains each including one or more MMSFFs being serially connected and combinational circuits and can switch between a scan shift operation and a capture operation. The MMSFF includes an MUX that selects one of an external input test signal which is externally input and a shift test signal which is input via the MMSFF in a preceding stage in the same scan chain, and an FF that outputs one of the external input test signal and the shift test signal which has been selected by the MUX.Type: GrantFiled: December 9, 2015Date of Patent: December 3, 2019Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Hiroyuki Iwata
-
Patent number: 10451674Abstract: Described is an apparatus which comprises: a circuitry to selectively switch between a functional clock or a scan clock; a first plurality of circuitries to generate a plurality of pulses according to the scan or functional clocks; and a second plurality of circuitries to generate a plurality of clocks according to the plurality of pulses, wherein the plurality of clocks are for testing one or more circuitries.Type: GrantFiled: September 26, 2017Date of Patent: October 22, 2019Assignee: Intel CorporationInventors: Dhruv S. Dani, Uday Padmanabhan, Richard Murphy, Aniket Bharaswadkar, Boris Razmyslovitch
-
Patent number: 10453520Abstract: A memory circuit includes: a control circuit generating first and second start signals within a single signal cycle of an input clock signal; an address control circuit coupled to a plurality of address ports for receiving a plurality of address signals and activating one of word lines corresponding to one of the address signals based on the first or second start signals; and a data input/output circuit for writing or reading data by selecting one of memory cells coupled to the activated word line. The control circuit includes: a start signal generation unit that generates the first start signal in response to a first pulse signal and the second start signal in response to a second pulse signal, and a pulse signal generation unit that generates the first pulse signal in response to the input clock signal and the second signal in response to the first start signal.Type: GrantFiled: June 20, 2018Date of Patent: October 22, 2019Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Yuichiro Ishii
-
Patent number: 10446251Abstract: A method of screening for configuration-related defects in integrated circuits is provided. To detect configuration defects, test pattern configuration data and error correction data for that test pattern are loaded into configuration memory. Existing cyclic redundancy check circuitry on the integrated circuit is recruited to compute check-sum signatures based on the data stored in each frame of the memory array. Defects in configuration memory cells and configuration-related circuitry are identified by comparing the error correction data of frame to the computed check-sum signature of a frame. Localized freezing of programmable logic associated with configuration memory is optionally applied to eliminate data contention and ensure maximum coverage of the memory array during screening. Several test patterns of configuration data are also provided.Type: GrantFiled: April 12, 2017Date of Patent: October 15, 2019Assignee: Intel CorporationInventor: Kalyana Ravindra Kantipudi
-
Patent number: 10410699Abstract: Some embodiments include apparatuses having a plurality of latches, each of the latches including a first input node to receive first information during a first mode of the apparatus, a second input node to receive second information during a second mode of the apparatus, a first clock node to receive a first signal, a second clock node to receive a second signal, a third clock node to receive a third signal, and a fourth clock node to receive a fourth signal; a first conductive connection coupled between an output node of a first latch among the latches and the first input node of a second latch among the latches; a second conductive connection coupled between an output node of the second latch and the first input node of a third latch among the latches; and a third conductive connection coupled between an output node of the third latch and the first input node of a fourth latch among the latches.Type: GrantFiled: June 29, 2018Date of Patent: September 10, 2019Assignee: Intel CorporationInventors: Anupama A. Thaploo, Bhushan Borole, Muhammad M. Khellah, Pascal A. Meinerzhagen
-
Patent number: 10395691Abstract: A data storage drive has two controllers with respective digital control outputs and serial channels. The drive has a serial test channel operable to communicate with a testing system. A switching circuit is coupled to the digital control outputs, the serial channels, and the serial test channel. The switching circuit is configured to, in response to respective combinations of binary values set via the digital control outputs, switch lines of the serial test channel between the respective serial channels of the controllers. The controllers are configured to set the combinations of binary values in response to one or more command received via a receive line of the serial test channel.Type: GrantFiled: August 18, 2017Date of Patent: August 27, 2019Assignee: Seagate Technology LLCInventors: Kyaw Sin Maung, Aaron M. Schmidt
-
Patent number: 10379161Abstract: Various aspects of the present invention relate to scan chain stitching techniques for test-per-clock. With various implementations of the invention, a plurality of scan cell partitions are generated based on combinational paths between scan cells. Scan cells may be assigned to one or more pairs of scan cell partitions based on combinational paths between the scan cells. Each pair of the scan cell partitions comprises one stimuli partition and one compacting partition. Using the plurality of scan cell partitions generated, scan chains are formed based on at least information of combinational paths between scan cell partitions in the plurality of scan cell partitions. The formed scan chains are to be dynamically divided into three groups during a test, which are configured to operate in a shifting-launching mode, a capturing-compacting-shifting mode and a mission mode, respectively.Type: GrantFiled: June 17, 2013Date of Patent: August 13, 2019Assignee: Mentor Graphics CorporationInventors: Janusz Rajski, Jedrzej Solecki, Jerzy Tyszer, Grzegorz Mrugalski
-
Patent number: 10360329Abstract: Embodiments relate to multi-cycle signal identification for static timing analysis. An aspect includes identifying, in a circuit under test, a multi-cycle signal, the multi-cycle signal having a longer period than a main clock signal of the circuit under test. Another aspect includes mapping a plurality of additional signals of the circuit under test onto the multi-cycle signal, the plurality of additional signals each having a shorter period than the multi-cycle signal. Yet another aspect includes performing static timing analysis of the circuit under test based on the multi-cycle signal.Type: GrantFiled: January 25, 2017Date of Patent: July 23, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert J. Allen, Vasant B. Rao, William J. Wright, Xin Zhao
-
Patent number: 10359970Abstract: Apparatus and methods are provided for operating a non-volatile memory module. In an example, a method can include filling a first plurality of pages of a first non-volatile memory with first data from a first data lane that includes a first volatile memory device, and filling a second plurality of pages of the first non-volatile memory device with second data from a second data lane that includes a second volatile memory device. In certain examples, the first plurality of pages does not include data from the second data lane.Type: GrantFiled: November 27, 2018Date of Patent: July 23, 2019Assignee: Micron Technology, Inc.Inventors: George Pax, Jonathan Parry
-
Patent number: 10353000Abstract: A multi-bit flip-flop includes: a single scan input pin to receive a scan input signal, a plurality of data input pins to receive first and second data input signals, a first scan flip-flop to select one of the scan input signal and the first data input signal as a first selection signal in response to a scan enable signal and to latch the first selection signal to provide a first output signal, a second scan flip-flop to select one of an internal signal corresponding to the first output signal and the second data input signal as a second selection signal in response to the scan enable signal and to latch the second selection signal to provide a second output signal, and a plurality of output pins to output the first and second output signals, wherein scan paths of the first and second scan flip-flops are connected to each other.Type: GrantFiled: April 5, 2017Date of Patent: July 16, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Doo-Seok Yoon, Min-Su Kim, Chung-Hee Kim, Dae-Seong Lee, Hyun Lee, Matthew Berzins, James Lim
-
Patent number: 10228419Abstract: An apparatus for performing scan test of IC chip includes a shift-frequency searching unit that searches usable shift frequency for a target scan section among at least one scan section each including whole or part of at least one scan pattern inputted to a scan path. When searching usable shift frequency for the target scan section, the shift-frequency searching unit scales shift frequency of the target scan section differently from that of at least one scan section among scan sections shifted before or after the target scan section or sets shift frequency of the target scan section differently from that of the at least one scan section among the scan sections shifted before or after the target scan section, and searches shift frequency with which result of the scan test indicates pass or shift frequency with which result of the scan test indicates fail.Type: GrantFiled: October 26, 2017Date of Patent: March 12, 2019Assignee: INNOTIO INC.Inventor: Jaehoon Song
-
Patent number: 10088520Abstract: An apparatus for performing a scan test of IC chip includes a shift-frequency searching unit that executes first scan test for first scan pattern whole or part of which constituting first scan section and second scan test for second scan pattern whole or part of which constituting second scan section, and searches usable shift frequency for the second scan section. The first scan pattern is scan pattern inputted to scan path right before the second scan pattern. The shift-frequency searching unit shifts the first scan section to the scan path with first shift frequency in the first scan test, shifts the second scan section to the scan path with second shift frequency in the second scan test, and determines, when both results of the first scan test and the second scan test indicate pass, the second shift frequency as the usable shift frequency for the second scan section.Type: GrantFiled: January 13, 2018Date of Patent: October 2, 2018Assignee: INNOTIO INC.Inventor: Jaehoon Song
-
Patent number: 10078547Abstract: Technical solutions are described for computing data check word for a host request for an I/O processing operation at a host computer system that communicates with a control unit. An example method includes obtaining information for a first I/O operation at a channel subsystem in the host computer system, and accessing an address control word (ACW) of the first I/O operation. The ACW is stored in the local channel memory, and the ACW includes a first data check seed-value. The method also includes computing a first data check word based on the first data check seed-value from the ACW. The method also includes obtaining information for a second I/O operation at the channel subsystem, and in response to the second i/o operation corresponding to said ACW of the first I/O operation, computing a second data check word based on a second data check seed-value from a cache memory.Type: GrantFiled: September 26, 2016Date of Patent: September 18, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Raymond Wong, Jie Zheng
-
Patent number: 10073139Abstract: Implementations of the present disclosure involve an apparatus and/or method for performing cycle deterministic functional testing of a microprocessor or other computing design with one or more asynchronous clock domains. In general, the method/apparatus involves utilizing an observe bus within the microprocessor design to funnel data from within the chip design to an output bus. In addition, to ensure that the output from the chip is synchronized to a tester clock, the observe bus may feed the information from the observe bus to one or more first-in first-out (FIFO) data buffers. During testing, the data stored in the data buffers may be provided to the output pins of the chip at a rate synchronized to the tester clock such that the output appears to the testing apparatus as being cycle deterministic. Further, one or more mechanisms may be employed within the observe bus or circuit design to control the rate of input of data into the data buffers.Type: GrantFiled: September 30, 2014Date of Patent: September 11, 2018Assignee: Oracle International CorporationInventors: Ali Vahidsafa, Sriram Anandakumar
-
Patent number: 9990453Abstract: Methods and apparatuses related to clock-domain-crossing (CDC) specific design mutations to model silicon behavior and measure verification robustness are described. CDC signal paths can be identified in a circuit design. Next, synchronization circuitry associated with the CDC signal paths can be identified. Design mutations can be added to the identified synchronization circuitry. The design mutations can then be used during functional verification to measure verification robustness of a circuit verification test suite.Type: GrantFiled: March 30, 2015Date of Patent: June 5, 2018Assignee: SYNOPSYS, INC.Inventors: Namit K. Gupta, Jean-Marc A. Forey, Mahantesh D. Narwade, Horia A. Toma
-
Patent number: 9989593Abstract: The present invention relates to an arrangement for providing a testing environment for the testing of test objects. The testing environment includes a first test object receiving apparatus and a second test object receiving apparatus, each of which are configured to receive a test object. The testing environment also includes a connection interface configured to connect the first test object receiving apparatus and the second test object receiving apparatus to the testing environment. In one embodiment, the first test object receiving apparatus has a first external connection interface, and the second test object receiving apparatus has a second external connection interface, wherein said first and second external connection interfaces are configured to be selectively coupled with the connection interface of the testing environment.Type: GrantFiled: April 4, 2014Date of Patent: June 5, 2018Assignee: Airbus Deference and Space GmbhInventors: Philipp Wager, Bernd Schumacher
-
Patent number: 9927491Abstract: The disclosure describes novel methods and apparatuses for accessing test compression architectures (TCA) in a device using either a parallel or serial access technique. The serial access technique may be controlled by a device tester or by a JTAG controller. Further the disclosure provides an approach to access the TCA of a device when the device exists in a daisy-chain arrangement with other devices, such as in a customer's system. Additional embodiments are also provided and described in the disclosure.Type: GrantFiled: July 6, 2016Date of Patent: March 27, 2018Assignee: Texas Instruments IncorporatedInventor: Lee D. Whetsel
-
Patent number: 9891279Abstract: An apparatus has a large block of synchronous logic arranged to include a first partition and a second partition. The first partition is configured to receive a first clock signal during a functional mode and during a test mode. The second partition is configured to receive the first clock signal during the functional mode, and the second partition configured to receive a second clock signal during a test mode. The second clock signal has the same frequency as the first clock signal. The second clock signal has a different phase from the first clock signal.Type: GrantFiled: June 17, 2013Date of Patent: February 13, 2018Assignee: STMicroelectronics International N.V.Inventor: Ajay Kumar Dimri
-
Patent number: 9885753Abstract: Efficient scan system presented can comprise: an array including a plurality of array non scannable components and a plurality of array quasi-scannable components wherein each column of the array includes at least one of the plurality of array quasi-scannable components; and an input interface configured to receive and selectively forward data and scan information to at least a portion of the array. At least a portion of the plurality of array quasi-scannable components can form a diagonal pattern in the array. The input interface can include: an input interface selection component wherein an output of the input interface selection component is communicatively coupled to an input of the input interface quasi-scannable component associated with one row and an input of the input interface selection component is communicatively coupled to an output of one of the plurality of array quasi-scannable components associated with another row.Type: GrantFiled: October 9, 2013Date of Patent: February 6, 2018Assignee: NVIDIA CORPORATIONInventors: Amit Sanghani, Farideh Golshan, Venkata Kottapalli, Milind Sonawane, Ketan Kulkarni