Patents Represented by Attorney Charles Bergere
-
Patent number: 8176340Abstract: A method and system for managing communications between sub-systems of a communication device. The sub-systems include a Radio Frequency Integrated Circuit (RFIC) and a Baseband Integrated Circuit (BBIC). The BBIC includes a processing engine, a state machine module and an interface module. The method includes initializing a Digital Radio Frequency Third Generation (DigRF3G) interface between the RFIC and the BBIC. The processing engine is kept functionally inactive during the initialization process of the DigRF3G interface. Further, the method includes exchanging one or more packets between the RFIC and the BBIC.Type: GrantFiled: February 5, 2008Date of Patent: May 8, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Nandan Tripathi, Rahul Garg, Vivek Goel, Rajan Kapoor, Sachin Prakash
-
Patent number: 8174279Abstract: A socket connector for electrically connecting a lead of a semiconductor device under test (DUT) with a tester includes a container having a chamber, a conductive end or plug that seals the chamber at one end, and a conductive membrane that seals the chamber at another end. A liquid conductive material fills the chamber. The conductive plug is arranged to be in electrical contact with the tester. The lead of the semiconductor DUT is in electrical contact with the conductive membrane and thus with the tester via the conductive membrane, the liquid conductive material and the conductive plug.Type: GrantFiled: August 21, 2009Date of Patent: May 8, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Kok Hua Lee, Zi Yi Lam, Wai Khuin Phoon
-
Patent number: 8175213Abstract: A system and method for configuring threshold values for fixed time delay counters of a System on a Chip (SoC) uses a reference clock signal and one or more frequency sub-range control signals corresponding to a frequency sub-range of the reference clock signal. A frequency sub-range of the reference clock signal is determined using the frequency sub-range control signals and the determined frequency sub-range is used to select a counter threshold value. The selected counter threshold value is provided to a counter and the counter then is updated at each cycle of the reference clock signal for a predetermined count based on the counter threshold value.Type: GrantFiled: July 28, 2010Date of Patent: May 8, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Deepak Jindal
-
Patent number: 8174251Abstract: A series regulator with an over current protection circuit regulates output current by controlling an output transistor. A current sense transistor output depends on the conductivity of the output transistor. A current limiting transistor controls the conductivity of the output transistor. A current supply provides current to a constant current source and a converter output of a current to voltage converter. The converter output is connected to a control electrode of the current limiting transistor. A first differential transistor couples the current sense transistor to the constant current source and a second differential transistor couples the current supply to the constant current source. The current sense transistor controls the second differential transistor to vary a control current. When the control current matches a threshold value, the current limiting transistor limits maximum current flow through the output transistor.Type: GrantFiled: July 16, 2009Date of Patent: May 8, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Hiroyuki Kimura
-
Patent number: 8163609Abstract: A method of making a semiconductor device using a semiconductor substrate includes forming a first insulating layer having a first band energy over the semiconductor substrate. A first semiconductor layer having a second band energy is formed on the first insulating layer. The first semiconductor layer is annealed to form a plurality of first charge retainer globules from the first semiconductor layer. A first protective film is formed over each charge retainer globule of the plurality of first charge retainer globules. A second semiconductor layer is formed having a third band energy over the plurality of first charge retainer globules. The second semiconductor layer is annealed to form a plurality of storage globules from the second semiconductor layer over the plurality of first charge retainer globules. A magnitude of the second band energy is between a magnitude of the first band energy and a magnitude of the third band energy.Type: GrantFiled: December 9, 2010Date of Patent: April 24, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Cheong Min Hong, Sung-Taeg Kang
-
Patent number: 8138584Abstract: An electromagnetic interference (EMI) and/or electromagnetic radiation shield is formed by forming a conductive layer (34, 46) over an encapsulant (32). The conductive layer includes a combination of a conductive glue (38, 48, 52) and a metal paint (36, 50). A wire loop (30) is coupled to the conductive layer and a leadframe (10).Type: GrantFiled: September 14, 2005Date of Patent: March 20, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Zhi-jie Wang, Jian-yong Liu
-
Patent number: 8120404Abstract: A flip-flop circuit with an internal level shifter includes an input stage, a clock input stage, an output stage and a level shifting stage. The output stage generates an output signal based on an input signal received by the input stage and a clock signal received by the clock input stage. The level shifting stage shifts-up the voltage level of the output signal.Type: GrantFiled: April 29, 2011Date of Patent: February 21, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Sunny Arora, Kumar Abhishek, Mukesh Bansal, Shilpa Gupta
-
Patent number: 8116153Abstract: A Read Only Memory (ROM) device includes a ROM array, a row address decoder, a column address decoder, a column multiplexer, and a control circuit. Data is stored in bit cells in the ROM array. The control circuit generates control signals for reading the ROM. The row address decoder selects a word line. The column address decoder enables a bit line. The data is sensed from a bit cell corresponding to the selected word line and the enabled bit line by a corresponding sense amplifier and delivered on a data output pin of the ROM. The control signals for enabling the bit line and the sense amplifier operate at a higher voltage than supply voltage of the ROM. This reduces the ROM read time.Type: GrantFiled: January 14, 2010Date of Patent: February 14, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Manmohan Rana, Bikas Maiti, Ashish Sharma
-
Patent number: 8115469Abstract: A driver circuit raises an output transistor signal smoothly while suppressing decreases in voltage. A motor driver includes a transistor connected to a buffer of a pre-driver. An external terminal of the motor driver is connected to a regulator to supply first and second transistors with voltage. The gates of the first and second transistors are connected to the drain of the other one of the first and second transistors. The first transistor is connected to a third transistor, which receives an input signal. The second transistor is connected to a fourth transistor, which receives the inverted input signal. The external terminal is connected to the gate of a further transistor. The further transistor has a source connected via a fifth transistor to a buffer, and a drain connected to the regulator.Type: GrantFiled: April 9, 2010Date of Patent: February 14, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Konosuke Taki
-
Patent number: 8115288Abstract: A lead frame for reducing detrimental effects of burr formation includes a lead frame that has leads where a portion of a top surface is removed from a first lead and a portion of a bottom surface is removed from a second lead adjacent to the first lead to reduce spacing between leads while reducing the detrimental effects of burr formation, such as shorting and the like, caused during singulation of a semiconductor device manufactured with the lead frame.Type: GrantFiled: February 5, 2011Date of Patent: February 14, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Yongsheng Lu, Bin Tian, Nan Xu, Jinzhong Yao, Shufeng Zhao
-
Patent number: 8116397Abstract: A method for determining a symbol boundary of a data packet of a received signal, where the data packet includes a first training field, a guard interval, and a second training field. The received signal is sampled to obtain multiple samples. A first symbol boundary estimate is determined using one or more block auto-correlation values. Thereafter, a second symbol boundary estimate is determined based on the first symbol boundary estimate and using one or more cross-correlation values. The second symbol boundary estimate then is shifted using moving average auto-correlation values for the samples in the vicinity of the second symbol boundary estimate to obtain an accurate symbol boundary estimate.Type: GrantFiled: October 20, 2009Date of Patent: February 14, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Mridul Manohar Mishra, Armit P. Singh, Anshoo Tandon
-
Patent number: 8093929Abstract: A programmable digital clock signal frequency divider module has a module clock input, module clock output, a scaling factor input, two programming inputs, and a tertiary input. A primary divider module with a primary divider module output and a clock input are coupled to the module clock input. A secondary divider module includes a multiplexer and a divide by two latch with a latch clock input coupled to the primary divider module output. In operation, logic values applied to the scaling factor input, and the programming inputs, result in the primary divider module processing a first sequence of cycles of a primary digital clock signal into a first base clock signal and processing a subsequent second sequence of cycles into a second base clock signal. The first base clock signal and the second base clock signal provide a sequence of clock pulses to the secondary divider module.Type: GrantFiled: March 2, 2010Date of Patent: January 10, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Ankesh Jain, Deependra Jain, Krishna Thakur
-
Patent number: 8091257Abstract: A steam iron includes a sensor for detecting and measuring movement of the steam iron. The sensor is coupled to an actuator that regulates the flow of steam via a valve located between a steam chamber and steam outlets. The sensor can detect movement in three directions (X, Y, Z) and adjust steam generation based on speed of movement of the iron and tilt angle. A pre-heater is used to pre-heat water in a water chamber. The pre-heated water is provided to a steam chamber where it is later converted to steam.Type: GrantFiled: March 31, 2009Date of Patent: January 10, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Masami Aiura
-
Patent number: 8093933Abstract: A method for fast tracking and jitter improvement in an asynchronous sample rate conversion includes a digital phase locked loop (DPLL) for an asynchronous sample rate conversion (ASRC) device. A control apparatus in the DPLL includes a gain controller that sets and maintains gains (Ki, Kp) of two branches of the control apparatus at a fixed value, which enables searching of a desired value by the DPLL to determine a neighborhood of the desired value, and reduces the gains when the number of samples reaches a predetermined number. Processing units in the DPLL generate and process first and second input signals based on an input clock, an output clock, and a system clock. The second input signal is processed using two branches. Signals resulting from the two branches are re-aligned according to a changed status of the first processed input signal such that the signals resulting from the two branches are sampled in the same input clock interval.Type: GrantFiled: October 27, 2009Date of Patent: January 10, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Yong Wang, Odi Dahan, Zheng Wu, Jianbin Zhao
-
Patent number: 8093700Abstract: A module, which in one embodiment may be a packaged millimeter waver module, includes a semiconductor lid portion; a packaging portion attached to the lid portion, wherein the packaging portion comprises a plurality of vias, a carrier portion, wherein a first semiconductor die is attached to the carrier portion, the packaging portion is attached to the carrier portion so that the packaging portion is over the carrier portion and the semiconductor die is within an opening in the packaging portion, and the lid portion and the carrier portion form an first air gap around the first semiconductor device.Type: GrantFiled: December 16, 2008Date of Patent: January 10, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Jinbang Tang
-
Patent number: 8094769Abstract: A phase-locked loop (PLL) system including a phase-frequency detector for generating an up signal or a down signal based on a phase difference between a reference clock and a feedback clock is provided. The PLL system further includes a phase-error spreading circuit for generating phase-spread pulses based on a relationship between a first time attribute of the up signal or the down signal and a second time attribute of the phase-spread pulses. The PLL system further includes a voltage-controlled oscillator (VCO) for generating a VCO clock based on the phase-spread pulses. The PLL system may also include a charge pump that generates a pumping signal based on the phase-spread pulses.Type: GrantFiled: July 25, 2008Date of Patent: January 10, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Gayathri A. Bhagavatheeswaran, Lipeng Cao, Hector Sanchez
-
Patent number: 8080448Abstract: A method of making semiconductor devices includes producing an array of first lead frames having rows of first electrical contact elements on respective sides. Sub-assemblies are produced by applying a first molding compound peripherally to provide support between the first electrical contact elements of each of the first lead frames, and singulating the sub-assemblies. An array of assemblies is produced, each of which includes a second lead frame having rows of second electrical contact elements on respective sides, a respective one of the sub-assemblies disposed in the second lead frame with the rows of first electrical contact elements nested adjacent to and inside the rows of second electrical contact elements, and a semiconductor die mounted on the sub-assembly. The assemblies are encapsulated using a second molding compound with the rows of first and second electrical contact elements exposed on adjacent sides of an active face of the respective assembly.Type: GrantFiled: April 22, 2011Date of Patent: December 20, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Ping Wu, Qingchun He, Peng Liu
-
Patent number: 8076979Abstract: A lock detector circuit for detecting a lock condition between a reference signal and a feedback signal includes a first counter for outputting a first counter value indicative of a number of clock cycles of the reference signal, and a second counter for outputting a second counter value indicative of a number of clock cycles of the feedback signal. An asynchronous comparator receives the first and second counter values and provides an output signal having a pulse width that is proportional to the difference between the first and second counter values. A pulse width detector receives the comparator output signal and produces an output signal that is indicative of the relationship between the pulse width of the comparator output signal and a predetermined threshold value. A state machine controls the state of at least one lock indication signal according to the pulse width detector output signal.Type: GrantFiled: April 2, 2009Date of Patent: December 13, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Manan Kathuria, Kumar Abhishek, Suhas Chakravarty, Suri Roopak
-
Patent number: 8077063Abstract: An input bit stream is received and zone statistics such as zones count, zones center bit positions, and zones lengths are determined, where a zone is a set of non-transitioning bits in the input bit stream. Beginning and ending bit positions for each zone are determined simultaneously, and each beginning bit position is associated with an ending bit position. Zone statistics are calculated using the determined beginning and appropriate ending bit positions.Type: GrantFiled: January 18, 2010Date of Patent: December 13, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Ankit Pal, Girraj K. Agrawal, Asif Iqbal
-
Patent number: 8078353Abstract: A self monitoring vehicle braking system includes multiple sensors that gather data associated with the braking system. The data includes wheel speed, road inclination, moisture associated with a surface of the braking system, and audio associated with the road. A processor receives the data from the sensors and processes the data to determine whether a condition of the braking system falls within defined limits and provides to the driver of the vehicle an indication of the braking system condition.Type: GrantFiled: September 11, 2009Date of Patent: December 13, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Kai Yun Yow, Poh Leng Eu