Patents Examined by Binh Tat
-
Patent number: 9041357Abstract: An apparatus for minimizing self-discharge of a smart battery pack is provided. During initial storage of the smart battery pack (100), prior to be being charged, a self-discharge protection circuit (110) disables smart battery circuitry (130). A minimal current drain is maintained while the smart battery circuitry (130) is disabled. Upon coupling of the smart battery pack (100) to a charger, the protections circuit (110) enables the smart battery circuitry (130). Battery packs having to be shipped with partially drained cells as part of shipping precaution requirements are no longer faced with the additional drainage problem previously caused by the smart battery circuitry (130) during storage.Type: GrantFiled: April 23, 2012Date of Patent: May 26, 2015Assignee: Motorola Solutions, Inc.Inventors: Cindy P. Cao, Donald L. Flowers, Frederick J. Weissinger
-
Patent number: 9038002Abstract: A method and apparatus for partitioning of the input design into repeating patterns called template cores for the application of reticle enhancement methods, design verification for manufacturability and design corrections for optical and process effects is accomplished by hierarchy analysis to extract cell overlap information. Also hierarchy analysis is performed to extract hierarchy statistics. Finally template core candidates are identified. This allows to the design to be made amenable for design corrections or other analyses or modifications that are able to leverage the hierarchy of the design since the cell hierarchy could otherwise be very deep or cells could have significant overlap with each other.Type: GrantFiled: December 17, 2009Date of Patent: May 19, 2015Assignee: Cadence Design Systems, Inc.Inventor: Vishnu Govind Kamat
-
Patent number: 9038009Abstract: Some example embodiments include a computer-implemented method for designing an integrated circuit. The computer-implemented method includes receiving a hierarchical network design for the integrated circuit, wherein the hierarchical design comprises a number of components that are coupled together. The computer-implemented method includes detecting that a component of the number of components has at least one of failed timing and incomplete timing based on a problem that comprises at least one of a missing assertion, one or more missing latches, a source driver having an input source slew that is greater than a source slew limit threshold, and a sink having an input sink slew that is greater than a sink slew limit threshold. The computer-implemented method includes replacing the component with a different component that is independent of the problem and testing others components of the number of components based on the different component.Type: GrantFiled: December 9, 2013Date of Patent: May 19, 2015Assignee: International Business Machines CorporationInventors: Charles Jay Alpert, Robert M. Averill, III, Zhuo Li, Jose L. P. Neves, Stephen T. Quay
-
Patent number: 9032343Abstract: This disclosure relates generally to field-programmable gate arrays (FPGAs). Some implementations relate to methods and systems for transmitting and integrating an intellectual property (IP) block with another user's design. The IP developer can design the IP block to include both a secret portion and a public portion. The IP block developer can send or otherwise provide the IP block to another IP user without disclosing the functional description of the secret portion of the IP block. In some implementations, the IP developer provides the public portion to the IP user at the register-transfer-level (RTL) level, as a hardware description language (HDL)-implemented design, or as a synthesizable netlist. In some implementations, the IP developer provides the secret portion of the IP block to the user in the form of programming bits without providing an HDL, RTL, or netlist implementation of the secret portion.Type: GrantFiled: December 13, 2013Date of Patent: May 12, 2015Assignee: Altera CorporationInventor: David Samuel Goldman
-
Patent number: 9026965Abstract: A logic design is analyzed using static timing analysis and timing edge tracking for various nets within the logic design. Crosstalk analysis is performed on the logic design to evaluate timing impacts. To reduce pessimism of crosstalk analysis for a victim net, arrival edges are tracked for the victim net. The switching times of the aggressor net are compared to the edges of the victim net during crosstalk analysis.Type: GrantFiled: March 12, 2013Date of Patent: May 5, 2015Assignee: Synopsys, Inc.Inventors: Hushrav Darabshah Mogal, Rupesh Nayak, Peivand Tehrani
-
Patent number: 9026953Abstract: A method comprises (a) providing an integrated circuit (IC) layout comprising data representing a plurality of circuit patterns to be formed on or in a single layer of an IC by multi-patterning; (b) dividing the plurality of circuit patterns into two or more groups; (c) assigning the circuit patterns within each group to a respective mask to provide mask assignment data, for forming each group of circuit patterns on or in the single layer of the IC; (d) compressing the mask assignment data; and (e) storing the compressed mask assignment data to a non-transitory machine readable storage medium for use by an electronic design automation tool configured for reconstructing the mask assignment data from the compressed data.Type: GrantFiled: October 28, 2013Date of Patent: May 5, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Huang-Yu Chen, Chin-Hsiung Hsu, Wen-Hao Chen, Chung-Hsing Wang
-
Patent number: 9026961Abstract: Techniques for performing race logic synthesis on an integrated circuit (IC) are described herein. According to one aspect of the invention, ESL (electronic system level) and any HDL (hardware description language) design source files of an IC design are compiled into a design database. Race logic analysis is performed on the IC design to detect race logic, including race logic for IPC (inter-process communication) and IPS (inter-process synchronization) objects in the IC design, by a third-party tool and/or by the same host EDA (electronic design automation) tool that will be performing race logic synthesis on the IC design, if the latter has built-in race logic audit functions. Based on the race logic audit results, race logic synthesis is performed on the design database, and getting rid of all identified race logic in the IC design, including IPC- and IPS-related race logic.Type: GrantFiled: April 19, 2013Date of Patent: May 5, 2015Inventor: Terence Wai-Kwok Chan
-
Patent number: 9015647Abstract: Techniques for enabling the dynamic reuse of printed circuit board designs are provided. A master printed circuit board design comprising a plurality of modular flexible designs is received. Additionally, a target design that includes ones of the plurality of flexible designs is identified. Subsequently, as the master design, or ones of the plurality of flexible designs within the master design, are modified, the target design is correspondingly modified. With some implementations, the master design is housed within a library. The library may be used to implement versioning capability for the flexible designs. With further implementations, the master design may itself be a target design.Type: GrantFiled: January 7, 2014Date of Patent: April 21, 2015Assignee: Mentor Graphics CorporationInventors: Gerald Suiter, Henry Potts
-
Patent number: 9007017Abstract: An intelligent battery management method (300) and device (600). The method (300) can include the steps of: monitoring (310) parameters including at least a wireless communication device battery temperature and battery state of charge and a dock battery state of charge; comparing (320) the monitored parameters with a decision matrix; and enabling (330) at least one of charging and cooling a wireless communication device battery based on the compared parameters and the decision matrix. The method (300) can provide active charging and cooling, which can help to prolong the useful life of a battery and provide a maximum recharging capacity.Type: GrantFiled: April 23, 2012Date of Patent: April 14, 2015Assignee: Google Technology Holdings LLCInventor: Jason N. Howard
-
Patent number: 9000714Abstract: A photovoltaic module includes: a solar cell module including a plurality of solar cells; a junction box including a dc/dc converter unit to convert the level of DC power supplied from the solar cell module; a plate on one surface of the solar cell module and disposed between the solar cell module and the junction box; and a coupling member attaching and detaching the junction box from the solar cell module.Type: GrantFiled: April 25, 2012Date of Patent: April 7, 2015Assignee: LG Electronics Inc.Inventors: Hyunrok Mun, Myonghwan Kim
-
Patent number: 9003344Abstract: A method and apparatus for improving physical synthesis of a circuit design is described. In one exemplary embodiment, preliminary routing information of nets in the circuit design is analyzed. The preliminary routing information includes track assignment information. Timing-critical nets are identified based on statistical distribution of the preliminary routing information of the nets. The identified timing-critical nets are assigned to a set of routing layers and removed from future net pattern matching. The remaining nets are clustered into multiple net patterns based on their physical attributes. The scaling factor for each net pattern is updated based on the scaling factor standard deviation and net length of the net pattern. Nets that are outside multiple standard deviations of a net pattern are assigned to routing layers. The scaling factors of the net patterns and the layer assignments are applied to the next phase of placement-based optimizations.Type: GrantFiled: June 3, 2013Date of Patent: April 7, 2015Assignee: Synopsys, Inc.Inventors: Christopher Kennedy, Changge Qiao
-
Patent number: 8990747Abstract: A verification item extraction apparatus is disclosed that performs a priority determination process. Connection relationships pertinent to input/output are derived for each of logics in a verification subject circuit based on connection information acquired from description data in a storage part. A first priority for verifying the logics is determined based on the connection relationships being derived. Related I/Fs, which are related to inputs to the logics and are interfaces to an outside of the verification subject circuit, are extracted based on the connection information. Second priority for verifying the related I/Fs is determined based on the first priority.Type: GrantFiled: April 3, 2014Date of Patent: March 24, 2015Assignee: Fujitsu Semiconductor LimitedInventors: Motoya Tanigawa, Noriyuki Ikeda, Akiji Watanabe, Jun Tanowaki
-
Patent number: 8990753Abstract: A circuit layout adjusting method is provided. A data file is generated according to a circuit board engineering drawing. The dada file includes at least one parameter of the circuit board engineering drawing. The data file is imported to a circuit layout drawing. At least one corresponding parameter of the circuit layout drawing are adjusted according to the data file.Type: GrantFiled: June 11, 2013Date of Patent: March 24, 2015Assignee: Wistron CorporationInventor: Yen-Chia Huang
-
Patent number: 8977992Abstract: A non-volatile memory device capable of reading and writing a large number of memory cells with multiple read/write circuits in parallel has an architecture that reduces redundancy in the multiple read/write circuits to a minimum. The multiple read/write circuits are organized into a bank of similar stacks of components. In one aspect, each stack of components has individual components factorizing out their common subcomponents that do not require parallel usage and sharing them as a common component serially. Other aspects, include serial bus communication between the different components, compact I/O enabled data latches associated with the multiple read/write circuits, and an architecture that allows reading and programming of a contiguous row of memory cells or a segment thereof. The various aspects combined to achieve high performance, high accuracy and high compactness.Type: GrantFiled: July 12, 2012Date of Patent: March 10, 2015Assignee: Innovative Memory Systems, Inc.Inventor: Raul-Adrian Cernea
-
Patent number: 8966423Abstract: An approach and apparatus are provided for optimizing and combining different semiconductor technologies into a single graphic data system. Embodiments include generating a planar semiconductor layout design, generating a three-dimensional (e.g., FinFET) semiconductor layout design, and combining the planar design and the FinFET design in a common graphic data system.Type: GrantFiled: March 11, 2013Date of Patent: February 24, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Navneet Jain, Yunfei Deng, Mahbub Rashed, David Doman, Qi Xiang, Jongwook Kye
-
Patent number: 8966416Abstract: Technology for finite-state machine (FSM) encoding during design synthesis for a circuit is disclosed. The encoding of the FSM may include determining values of a multi-bit state register that are to represent particular states of the FSM. These values may be determined based on possible states of the FSM, possible transitions between the states, probabilities of particular transitions occurring, amounts of false switching associated with particular transitions, area estimates for logic respectively associated with states of the FSM, and/or the like. The values may also be determined based on power considerations, such as estimated power consumption for the circuit. The design synthesis may include generation of a structural description of the encoded FSM.Type: GrantFiled: March 5, 2014Date of Patent: February 24, 2015Assignee: Cadence Design Systems, Inc.Inventor: Casimir C. Klimasauskas
-
Patent number: 8959474Abstract: Routing a multi-fanout net includes selecting a driver component of the multi-fanout net of a circuit design, wherein the circuit design is specified programmatically, and determining a plurality of targets of the driver component. A source wave is created at each of a plurality of nodes of the driver component. One target is assigned to each source wave. Each source wave is expanded.Type: GrantFiled: April 2, 2014Date of Patent: February 17, 2015Assignee: Xilinx, Inc.Inventors: Grigor S. Gasparyan, Garik Mkrtchyan
-
Patent number: 8959470Abstract: A method that determines the maximum number of logic cells that can be placed in a predetermined area on the base of an integrated circuit, and meet a voltage drop requirement. The method iteratively changes the logic cell spacing until the voltage drop requirement is made. This is done prior to the placement and extraction design phases as was done in previous methods. The predetermined area may be extrapolated across the base of the integrated circuit and meet the voltage drop requirements without the need to change the power grid, or to redo the placement and extraction phases. An integrated circuit designed according to the method, and an integrated circuit design system for using the method is also disclosed.Type: GrantFiled: May 23, 2008Date of Patent: February 17, 2015Assignee: Advanced Micro Devices, Inc.Inventor: Shibashish Patel
-
Patent number: 8954902Abstract: A method and apparatus are disclosed for use in improving the gate oxide reliability of semiconductor-on-insulator (SOI) metal-oxide-silicon field effect transistor (MOSFET) devices using accumulated charge control (ACC) techniques. The method and apparatus are adapted to remove, reduce, or otherwise control accumulated charge in SOI MOSFETs, thereby yielding improvements in FET performance characteristics. In one embodiment, a circuit comprises a MOSFET, operating in an accumulated charge regime, and means for controlling the accumulated charge, operatively coupled to the SOI MOSFET. A first determination is made of the effects of an uncontrolled accumulated charge on time dependent dielectric breakdown (TDDB) of the gate oxide of the SOI MOSFET. A second determination is made of the effects of a controlled accumulated charge on TDDB of the gate oxide of the SOI MOSFET.Type: GrantFiled: February 15, 2011Date of Patent: February 10, 2015Assignee: Peregrine Semiconductor CorporationInventors: Michael A. Stuber, Christopher N. Brindle, Dylan J. Kelly, Clint L. Kemerling, George P. Imthurn, Mark L. Burgener, Alexander Dribinsky, Tae Youn Kim
-
Patent number: 8954912Abstract: A latch placement tool determines a shape for a cluster of latches from a preliminary layout (or based on a netlist), including an aspect ratio of the shape, and generates a template for placement of the latches in conformity with the shape. Latches are placed around a local clock buffer (LCB) based on latch size, from largest latch first to smallest latch last, and based on their ideal locations given the target aspect ratio. The ideal locations may be further based on the clock driver pin configuration of the LCB. The final template preferably has an aspect ratio that is approximately equal to the aspect ratio of the shape of the cluster, but the latch placement may be constrained by clock routing topology. Latch placement within a cluster can be further optimized by swapping one of the latches with another to minimize total wirelength of the design.Type: GrantFiled: November 29, 2012Date of Patent: February 10, 2015Assignee: International Business Machines CorporationInventors: Charles J. Alpert, Zhuo Li, Gi-Joon Nam, Shyam Ramji, Chin Ngai Sze, Paul G. Villarrubia, Natarajan Viswanathan