Patents Examined by Colleen O'Toole
-
Patent number: 8907705Abstract: A fully integrated ramp generator circuit includes a first current generator that sources current to first capacitor through a first transistor that is gate controlled by the complement of a periodic signal. The ramping voltage stored on the first capacitor is buffered to an output node as a ramp output signal. A second transistor couples the output node to the first current generator and is gate controlled by the periodic signal. The periodic signal is generated at the output of a flip-flop that receives an input clock signal and reset signal. The reset signal is generated by a comparator circuit operable to compare the voltage on a second capacitor to a reference. The second capacitor is charged by a second current source and discharged by a third transistor that is gate controlled by the periodic signal.Type: GrantFiled: October 10, 2012Date of Patent: December 9, 2014Assignee: STMicroelectronics (Shenzhen) R&D Co. Ltd.Inventors: Tao Tao Huang, Meng Wang
-
Patent number: 8884676Abstract: A clock generator circuit for producing a clock output having a controlled duty cycle is disclosed. A bi-stable circuit provides the clock output which is switchable to a first state in response to an edge of the input clock signal and to a second state in response to a feedback signal. A duty cycle detection circuit is configured to source a current to a node and to sink a current from the node depending upon the output clock state. A capacitor is connected to receive a duty cycle current relating to the current at the node, with a comparator circuit being configured to sense a voltage on the capacitor and to produce the feedback signal when the voltage is at a selected level.Type: GrantFiled: August 23, 2011Date of Patent: November 11, 2014Assignee: National Semiconductor CorporationInventor: Kern Wai Wong
-
Patent number: 8847636Abstract: A method and circuit for implementing protection for complementary metal oxide semiconductor (CMOS) output drivers, and a design structure on which the subject circuit resides are provided. An output driver stage transistor stack includes a plurality of series connected PFETs series connected with a plurality of series connected NFETs connected between upper and lower voltage supply rails. A pair of offset DC voltage levels provides respective gate voltages of an intermediate PFET and an intermediate NFET in the output driver stage transistor stack. A pair of pre-driver circuits receiving voltage level translated logic signals drive respective gate inputs of the upper PFET and the lower NFET in the output driver stage transistor stack. A voltage feedback circuit provides respective gate voltages of the PFET and NFET connected together in the output driver stage transistor stack.Type: GrantFiled: April 10, 2012Date of Patent: September 30, 2014Assignee: International Business Machines CorporationInventors: Michael K. Kerr, William F. Lawson
-
Patent number: 8838051Abstract: A mechanism for controlling transmit power associated with a plurality of transmit chains of a beamforming transceiver system. A plurality of beamforming steering matrices associated with a plurality of subcarriers of an RF signal received at the transceiver system are generated. A maximum transmit power associated with each of the plurality of transmit chains of the transceiver system is calculated. A power scaling factor for each of the plurality of transmit chains is determined based, at least in part, on the beamforming steering matrices and the maximum transmit power associated with each transmit chain. At least one of the power scaling factors is applied to the plurality of transmit chains to control the transmit power associated with each transmit chain.Type: GrantFiled: February 19, 2009Date of Patent: September 16, 2014Assignee: QUALCOMM IncorporatedInventors: Chi-Lin Su, Bemini Hennadige Janath Peiris, Ning Zhang
-
Patent number: 8829980Abstract: A charge pump system and method that may provide large supply voltages and currents with reduced ripple voltage at reduced ripple frequency. The charge pump system may include an array of charge pumps and a delay pipeline. The array of charge pumps may include a plurality of charge pumps. The delay pipeline may include a plurality of delay elements. The delay elements may respond to a global trigger signal to output a trigger signal to the array of charge pumps. Respective charge pumps may fire in response to the trigger signal.Type: GrantFiled: August 22, 2011Date of Patent: September 9, 2014Assignee: Analog Devices, Inc.Inventors: Eric Siragusa, Franklin Murden, Jonathan Audy
-
Patent number: 8823418Abstract: A power-on-detection (POD) circuit includes first and second comparators, a voltage divider, a detection circuit coupled to a first voltage source node and the voltage divider, and logic circuitry coupled to outputs of the first and second comparators. The detection circuit outputs a control signal identifying if a first voltage source node has a voltage potential that is higher than ground. The control signal turns on and off the first and second comparators, which are respectively coupled to first and second nodes of the voltage divider and to a reference voltage node. The logic circuitry outputs a power identification signal based on the signals received from the outputs of the first and second comparators.Type: GrantFiled: July 1, 2010Date of Patent: September 2, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chun-Chi Chang, Chia-Hsiang Chang, Jun-Chen Chen
-
Patent number: 8823427Abstract: A method for generating a ramp comprises providing a voltage reference source, providing a summing amplifier, providing n switched capacitor elements coupled in parallel between the voltage reference source and the summing amplifier, and selectively activating a predetermined number of the switched capacitor elements to first store charge on each activated switched capacitor element and then to measure the sum of the charges on the activated capacitor switch elements in each of a fixed-integer number of time slots in a cyclical manner, the predetermined number being between 0 and n.Type: GrantFiled: June 18, 2010Date of Patent: September 2, 2014Assignee: Foveon, Inc.Inventor: Brian Jeffrey Galloway
-
Patent number: 8810305Abstract: There is provided a semiconductor device including a first logic circuit to operate based on a first power supply and a second power supply, and a second logic circuit to operate based on the first power supply and a third power supply boosted from the second power supply. The second logic circuit includes a holding section to hold a value generated according to a first signal and a second signal operating asynchronously with respect to each other.Type: GrantFiled: March 13, 2007Date of Patent: August 19, 2014Assignee: Renesas Electronics CorporationInventor: Hiroyuki Takahashi
-
Patent number: 8797083Abstract: Methods of operating timers include generating a periodic timing signal having a first frequency that differs from a desired timer frequency (1 KHz) by a first amount. This periodic timing signal having the first frequency can be generated by dividing a frequency of an input clock signal (e.g., 32.768 KHz) by N, where N is a positive integer greater than one. A typical value of N may be 32. The methods also include techniques to inhibit timing error accumulation by switching a frequency of the periodic timing signal from the first frequency to a second frequency that differs from the desired timer frequency by a second amount. This periodic timing signal having the second frequency can be generated by dividing the frequency of the input clock signal by M, where M is a positive integer unequal to N (e.g., M?N equals ±1).Type: GrantFiled: March 3, 2010Date of Patent: August 5, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Seung Kyu Kim
-
Patent number: 8786353Abstract: A multi-channel semiconductor device comprises a plurality of buffer groups each comprising at least one output buffer, a plurality of pad groups each comprising at least one output pad, and a channel switching portion that controls connection between the plurality of buffer groups and the plurality of pad groups. One of the pad groups outputs an output signal of one of the buffer groups in a first operation mode and sequentially outputs output signals of all of the buffer groups in a second operation mode.Type: GrantFiled: November 25, 2011Date of Patent: July 22, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-wook Kwon, Chang-ho An, Ki-won Seo, Sung-ho Lee
-
Patent number: 8786360Abstract: The present invention discloses a fast switching current mirror circuit and method for generating fast switching current. The circuit and method for fast switching of a current mirror with large MOSFET size will save space and current consumption.Type: GrantFiled: February 27, 2007Date of Patent: July 22, 2014Assignee: STMicroelectronics Asia Pacific PTE, Ltd.Inventor: Justin Ang
-
Patent number: 8749293Abstract: A programmable passive device comprising a first node and a second node. A plurality of passive device elements electrically coupled to the first node. A plurality of switches are electrically coupled to at least the second node and selectively coupled to a number of the plurality of passive device elements to provide the programmable passive device with a pre-determined value.Type: GrantFiled: June 21, 2012Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventors: Fen Chen, Douglas D. Coolbaugh, Baozhen Li
-
Patent number: 8686778Abstract: The described embodiments provide a configurable clock circuit. The clock circuit includes a control and enable circuit and a clock distribution circuit. During operation, when a signal on an enable input to the control and enable circuit is asserted and the control and enable circuit is configured in a clock mode, the control and enable circuit generates an enable signal on a control output to enable a signal on a clock input to propagate through the clock distribution circuit to the clock output. Alternatively, when a signal on the enable input to the control and enable circuit is asserted and the control and enable circuit is configured in a pulse mode, the control and enable circuit generates a pulsed control signal on the control output to control a length of a pulse generated from the clock input on a clock output by the clock distribution circuit.Type: GrantFiled: August 24, 2009Date of Patent: April 1, 2014Assignee: Oracle America, Inc.Inventors: Jason M. Hart, Robert P. Masleid
-
Patent number: 8686758Abstract: I/O circuits and a method for transmitting different types of I/O signals are disclosed. An embodiment of the I/O circuit comprises multiple transistors with multiple switches coupled to the transistors. The switches may be used to selectively couple the transistors to a power source or to another transistor to form different transistor configurations. The transistors may be configured to form a parallel configuration or a stacked configuration. Stacking up transistors may reduce voltage swings in the transistors and subsequently reduce degradation in the transistors.Type: GrantFiled: April 14, 2009Date of Patent: April 1, 2014Assignee: Altera CorporationInventors: Ket Chiew Sia, Choong Kit Wong, Boon Jin Ang
-
Patent number: 8669806Abstract: A circuit for programming a fuse is disclosed. The circuit includes a voltage supply terminal (Vp) and a latch circuit comprising a p-channel transistor and an n-channel transistor (208-214). A semiconductor controlled rectifier (206) in the circuit includes at least one terminal of the p-channel transistor. A fuse (200) is coupled between the voltage supply terminal and the semiconductor controlled rectifier. The fuse is programmed in response to the semiconductor controlled rectifier.Type: GrantFiled: February 25, 2013Date of Patent: March 11, 2014Inventor: Robert Newton Rountree
-
Patent number: 8659325Abstract: An output driver circuit including a pre-driver stage that receives a first data signal, the pre-driver stage including a plurality of first differential pairs that perform current subtraction to output a second data signal based on the first data signal, and an output driver stage electrically coupled to the pre-driver stage that receives the second data signal from the pre-driver stage, the output driver stage including a plurality of second differential pairs that transmit an output signal along transmission lines.Type: GrantFiled: June 25, 2012Date of Patent: February 25, 2014Assignee: MegaChips CorporationInventor: Yoshinori Nishi
-
Patent number: 8648625Abstract: There is provided a frequency synthesizer capable of improving phase noise. A sinusoidal signal with a frequency set by a frequency setting part is output as a digital signal from a set signal output part, and the digital signal is D/A-converted. A difference between a sinusoidal signal with a frequency corresponding to an output frequency of a voltage controlled oscillating part and a sinusoidal signal output from a D/A converting part is amplified by a differential amplifier, and an amplified signal is input via an A/D converting part to a means for extracting a phase difference between the aforesaid sinusoidal signals. A voltage corresponding to a signal being the result of integration of the phase difference is input as a control voltage to the voltage controlled oscillating part. Then, a gain of the differential amplifier is set larger than a maximum value of phase noise degradation of the A/D converting part, whereby the phase noise degradation of the A/D converting part is cancelled.Type: GrantFiled: September 16, 2010Date of Patent: February 11, 2014Assignee: Nihon Dempa Kogyo Co., Ltd.Inventors: Kazuo Akaike, Nobuo Tsukamoto, Tsukasa Kobata
-
Patent number: 8633757Abstract: AFE circuitry handles both voltage and current input signals. In one embodiment, both a voltage path and a current path are provided from the input. Switching circuitry selects one of the paths. A switch also turns on or off a current-to-voltage conversion circuit used to convert a current input into a voltage. In one embodiment, noise is significantly reduced by using a dedicated ground pin or terminal for the negative reference of a differential circuit. This applies the same external board noise, which is on the input signal, to the negative reference, so the noise is canceled in the differential signal. In one embodiment, temperature compensation is provided via an IPTAT circuit which is used to shift the voltage up in order to balance the decrease in DC voltage with increasing temperature.Type: GrantFiled: February 26, 2010Date of Patent: January 21, 2014Assignee: Marvell International Ltd.Inventors: Fu-Tai An, Yingxuan Li, Yonghua Song
-
Patent number: 8630601Abstract: An active channelized antenna system includes an antenna array operable over a multi-octave frequency band to provide one or more antenna output signals. An electronics module includes multiplexer circuitry responsive to the one or more antenna output signals configured to divide an input signal spectrum into a plurality of frequency band components each of less than an octave bandwidth. The electronics module includes a plurality of amplifiers each of less than an octave bandwidth to provide an amplified component signal for a respective frequency band. Combiner circuitry included with the electronics module is configured to combine the amplified frequency band components into a composite signal. A transmission medium such as a coaxial cable, fiber optic line or free space, is configured to transmit the composite signal to a remotely located receiver system. The antenna system may be employed as a repeater system.Type: GrantFiled: April 6, 2009Date of Patent: January 14, 2014Assignee: Raytheon CompanyInventors: Charles Chandler, Roger A. Conrad, Robert A. Deaton
-
Patent number: 8626069Abstract: An apparatus and method for beamforming in a broadband wireless communication are provided. The apparatus includes a first calculator for determining a degradation factor to indicate a degradation degree of a target signal due to interference cancellation by using a target channel matrix and at least one interfering channel matrix, a second calculator for determining a new noise power value to be used to calculate a beamforming vector if the degradation factor is greater than or equal to a threshold, and for determining the beamforming vector by using the new noise power value, and a beamformer for performing beamforming on a signal transmitted/received with a target Mobile Station (MS) by using the beamforming vector.Type: GrantFiled: April 17, 2009Date of Patent: January 7, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Heon-Ki Chae, Keun-Chul Hwang, Soon-Young Yoon