Patents Examined by Didarul A Mazumder
-
Patent number: 11955418Abstract: Systems, methods, and devices for a ball grid array with non-linear conductive routing are described herein. Such a ball grid array may include a plurality of solder balls that are electrically coupled by a non-linear conductive routing. The non-linear conductive routing may include a plurality of routing sections where each of the plurality of routing sections is disposed at an angle to adjacent routing sections.Type: GrantFiled: July 23, 2021Date of Patent: April 9, 2024Assignee: Cypress Semiconductor CorporationInventors: Chenxi Huang, Yung Chen
-
Patent number: 11955439Abstract: A semiconductor package includes a semiconductor die, a redistribution structure and connective terminals. The redistribution structure is disposed on the semiconductor die and includes a first metallization tier disposed in between a pair of dielectric layers. The first metallization tier includes routing conductive traces electrically connected to the semiconductor die and a shielding plate electrically insulated from the semiconductor die. The connective terminals include dummy connective terminals and active connective terminals. The dummy connective terminals are disposed on the redistribution structure and are electrically connected to the shielding plate. The active connective terminals are disposed on the redistribution structure and are electrically connected to the routing conductive traces. Vertical projections of the dummy connective terminals fall on the shielding plate.Type: GrantFiled: January 17, 2023Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Cheng Wu, Chien-Chia Chiu, Cheng-Hsien Hsieh, Li-Han Hsu, Meng-Tsan Lee, Tsung-Shu Lin
-
Patent number: 11955419Abstract: The present disclosure provides a semiconductor device package including a first substrate and an adhesive layer. The first substrate has a first surface and a conductive pad adjacent to the first surface. The conductive pad has a first surface exposed from the first substrate. The adhesive layer is disposed on the first surface of the first substrate. The adhesive layer has a first surface facing the first substrate. The first surface of the adhesive layer is spaced apart from the first surface of the conductive pad in a first direction substantially perpendicular to the first surface of the first substrate. The conductive pad and the adhesive layer are partially overlapping in the first direction.Type: GrantFiled: January 3, 2023Date of Patent: April 9, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Yi Chun Chou
-
Patent number: 11956962Abstract: A 3D flash memory device includes a substrate having a substantial planar surface. A plurality of active columns of semiconducting material is disposed above the substrate. Each of the plurality of active columns extends along a first direction orthogonal to the planar surface of the substrate. The plurality of active columns is arranged in a two-dimensional array. Each of the plurality of active columns may comprise multiple local bit lines and multiple local source lines extending along the first direction. Multiple channel regions are disposed between the multiple local bit lines and multiple local source lines. A word line stack wraps around the plurality of active columns. A charge-storage element is disposed between the word line stack and each of the plurality of active columns.Type: GrantFiled: October 13, 2021Date of Patent: April 9, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Min She, Qiang Tang
-
Patent number: 11948835Abstract: A device comprises a first metal structure, a dielectric structure, a dielectric residue, and a second metal structure. The dielectric structure is over the first metal structure. The dielectric structure has a stepped sidewall structure. The stepped sidewall structure comprises a lower sidewall and an upper sidewall laterally set back from the lower sidewall. The dielectric residue is embedded in a recessed region in the lower sidewall of the stepped sidewall structure of the dielectric structure. The second metal structure extends through the dielectric structure to the first metal structure.Type: GrantFiled: April 14, 2021Date of Patent: April 2, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Che-Cheng Chang, Chih-Han Lin
-
Patent number: 11948639Abstract: A method used in forming a memory array comprising strings of memory cells comprises forming a stack comprising vertically-alternating first tiers and second tiers comprising laterally-spaced memory-block regions having horizontally-elongated trenches there-between. Two of the first tiers have different vertical thicknesses relative one another. Channel-material strings of memory cells extend through the first tiers and the second tiers. Through the horizontally-elongated trenches, first conductive material is formed in void space in the two first tiers. The first conductive material fills the first tier of the two first tiers that has a smaller of the different vertical thicknesses in individual of the memory-block regions. The first conductive material less-than-fills the first tier of the two first tiers that has a larger of the different vertical thicknesses in the individual memory-block regions.Type: GrantFiled: July 6, 2021Date of Patent: April 2, 2024Assignee: Micron Technology, Inc.Inventors: John D. Hopkins, Alyssa N. Scarbrough
-
Patent number: 11950465Abstract: A display device includes: a substrate including a display area and a peripheral area outside the display area; a power wiring portion including a first power line in the peripheral area, a second power line spaced apart from the first power line and closer to the display area than the first power line, and connection power lines connecting the first power line to the second power line; and data lines in the peripheral area and having portions located between the connection power lines when viewed from a direction perpendicular to the substrate.Type: GrantFiled: June 18, 2021Date of Patent: April 2, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Bongwon Lee, Hyunchol Bang, Youngsoo Yoon
-
Patent number: 11948880Abstract: Implementations of a silicon-on-insulator (SOI) die may include a silicon layer including a first side and a second side, and an insulative layer coupled directly to the second side of the silicon layer. The insulative layer may not be coupled to any other silicon layer.Type: GrantFiled: October 4, 2022Date of Patent: April 2, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Mark Griswold, Michael J. Seddon
-
Patent number: 11943925Abstract: A semiconductor memory device includes first conductive lines stacked in a first direction perpendicular to a top surface of a substrate, second conductive lines extending in the first direction and intersecting the first conductive lines, and memory cells provided at intersection points between the first conductive lines and the second conductive lines, respectively. Each of the memory cells includes a semiconductor pattern parallel to the top surface of the substrate, the semiconductor pattern including a source region having a first conductivity type, a drain region having a second conductivity type, and a channel region between the source region and the drain region, first and second gate electrodes surrounding the channel region of the semiconductor pattern, and a charge storage pattern between the semiconductor pattern and the first and second gate electrodes.Type: GrantFiled: June 1, 2021Date of Patent: March 26, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyuncheol Kim, Jaeho Hong, Yongseok Kim, Ilgweon Kim, Hyeoungwon Seo, Sungwon Yoo, Kyunghwan Lee
-
Patent number: 11943911Abstract: A semiconductor structure for a memory device includes a substrate including a memory cell region and a peripheral circuit region defined thereon, at least an active region formed in the peripheral circuit region, a buried gate structure formed in the active region in the peripheral circuit region, a conductive line structure formed on the buried gate structure, and at least a bit line contact plug formed in the memory cell region.Type: GrantFiled: August 13, 2018Date of Patent: March 26, 2024Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yukihiro Nagai
-
Patent number: 11935854Abstract: A method for forming a bonded semiconductor structure is disclosed. A first device wafer having a first bonding layer and a first bonding pad exposed from the first bonding layer and a second device wafer having a second bonding layer and a second bonding pad exposed from the second bonding layer are provided. Following, a portion of the first bonding pad is removed until a sidewall of the first bonding layer is exposed, and a portion of the second bonding layer is removed to expose a sidewall of the second bonding pad. The first device wafer and the second device wafer are then bonded to form a dielectric bonding interface between the first bonding layer and the second bonding layer and a conductive bonding interface between the first bonding pad and the second bonding pad. The conductive bonding interface and the dielectric bonding interface comprise a step-height.Type: GrantFiled: March 8, 2023Date of Patent: March 19, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chung-Sung Chiang, Chia-Wei Liu, Yu-Ruei Chen, Yu-Hsiang Lin
-
Patent number: 11935873Abstract: A semiconductor package may include first and second substrates, which are vertically stacked, a semiconductor device layer on a bottom surface of the second substrate to face a top surface of the first substrate, upper chip pads and an upper dummy pad on the top surface of the first substrate, penetration electrodes, which each penetrate the first substrate and are connected to separate, respective upper chip pads, lower chip pads on a bottom surface of the semiconductor device layer and electrically connected to separate, respective upper chip pads, and a lower dummy pad on the bottom surface of the semiconductor device layer and electrically isolated from the upper dummy pad. A distance between the upper and lower dummy pads in a horizontal direction that is parallel to the first substrate may be smaller than a diameter of the lower dummy pad.Type: GrantFiled: February 28, 2023Date of Patent: March 19, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Joonho Jun, Un-Byoung Kang, Sunkyoung Seo, Jongho Lee, Young Kun Jee
-
Patent number: 11935809Abstract: A cost-effective process and structure is provided for a thermal dissipation element for semiconductor device packages incorporating antennas that can incorporate RF/EMI shielding from the antenna elements. Certain embodiments provide incorporated antenna element structures as part of the same process. These features are provided using a selectively-plated thermal dissipation structure that is formed to provide shielding around semiconductor device dies that are part of the package. In some embodiments, the thermal dissipation structure is molded to the semiconductor device, thereby permitting a thermally efficient close coupling between a device die requiring thermal dissipation and the dissipation structure itself.Type: GrantFiled: December 12, 2022Date of Patent: March 19, 2024Assignee: NXP USA, INC.Inventors: Zhiwei Gong, Scott M. Hayes, Michael B. Vincent, Betty Hill-Shan Yeung, Rushik P. Tank, Kabir Mirpuri
-
Patent number: 11937427Abstract: In certain aspects, a first opening extending vertically through a first dielectric deck including a first plurality of interleaved sacrificial layers and dielectric layers above a substrate is formed. A high-k dielectric layer and a channel sacrificial layer free of polysilicon are subsequently formed along a sidewall of the first opening. A second opening extending vertically through a second dielectric deck including a second plurality of interleaved sacrificial layers and dielectric layers on the first dielectric deck is formed to expose the channel sacrificial layer in the first opening. The channel sacrificial layer is removed in the first opening. A memory film and a semiconductor channel are subsequently formed over the high-k dielectric layer along sidewalls of the first and second openings.Type: GrantFiled: May 24, 2021Date of Patent: March 19, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Shuangshuang Peng, Jingjing Geng, Jiajia Wu, Tuo Li
-
Patent number: 11929358Abstract: Provided is a display backplate including an array substrate and a plurality of pairs of connection structures on the array substrate, wherein the array substrate includes a plurality of thin-film transistors and a common electrode signal line, wherein at least one of the plurality of thin-film transistors is connected to one of a pair of connection structures and the common electrode signal line is connected to the other of the pair of connection structures; and an area of a first section of the connection structure is negatively correlated with a distance between the first section and a surface of the array substrate, and the first section is parallel to the surface of the array substrate.Type: GrantFiled: April 21, 2023Date of Patent: March 12, 2024Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Zhiwei Liang, Wenqian Luo, Yingwei Liu, Ke Wang, Qi Yao, Huijuan Wang, Haixu Li, Zhanfeng Cao, Guangcai Yuan, Xue Dong, Guoqiang Wang, Zhijun Lv
-
Patent number: 11929437Abstract: A transistor includes oxide semiconductor stacked layers between a first gate electrode layer and a second gate electrode layer through an insulating layer interposed between the first gate electrode layer and the oxide semiconductor stacked layers and an insulating layer interposed between the second gate electrode layer and the oxide semiconductor stacked layers. The thickness of a channel formation region is smaller than the other regions in the oxide semiconductor stacked layers. Further in this transistor, one of the gate electrode layers is provided as what is called a back gate for controlling the threshold voltage. Controlling the potential applied to the back gate enables control of the threshold voltage of the transistor, which makes it easy to maintain the normally-off characteristics of the transistor.Type: GrantFiled: October 13, 2021Date of Patent: March 12, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Daisuke Matsubayashi, Keisuke Murayama
-
Patent number: 11929342Abstract: A semiconductor device includes: a lead frame that is formed of metal; a wiring substrate that is opposed to the lead frame; an electronic component that is disposed between the lead frame and the wiring substrate; a connection member that connects lead frame and the wiring substrate; and encapsulating resin that is filled between the lead frame and the wiring substrate and covers the electronic component and the connection member. The lead frame includes: a first surface opposed to the wiring substrate and covered by the encapsulating resin; a second surface located on a back side of the first surface and exposed from the encapsulating resin; and a side surface neighboring first surface or the second surface, at least a portion of the side surface exposed from the encapsulating resin.Type: GrantFiled: October 28, 2020Date of Patent: March 12, 2024Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Futoshi Tsukada, Yukinori Hatori, Yoshiyuki Sawamura
-
Patent number: 11925078Abstract: A display device includes the following: a resin substrate; a TFT layer disposed on the resin substrate, the TFT layer having a stack of, in sequence, a base coat film, a semiconductor film, a gate insulating film, a first metal film, an interlayer insulating film, a second metal film, and a flattening film; a light-emitting element disposed on the TFT layer and forming a display region; and a plurality of TFTs disposed in the TFT layer in the display region. The base coat film includes an amorphous silicon film disposed at least all over the display region.Type: GrantFiled: September 21, 2018Date of Patent: March 5, 2024Assignee: SHARP KABUSHIKI KAISHAInventors: Tokuo Yoshida, Tohru Okabe
-
Patent number: 11916023Abstract: A package includes a package component, a device die over and bonded to the package component, a metal cap having a top portion over the device die, and a thermal interface material between and contacting the device die and the metal cap. The thermal interface material includes a first portion directly over an inner portion of the device die, and a second portion extending directly over a corner region of the device die. The first portion has a first thickness. The second portion has a second thickness greater than the first thickness.Type: GrantFiled: September 4, 2020Date of Patent: February 27, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sung-Hui Huang, Da-Cyuan Yu, Kuan-Yu Huang, Pai Yuan Li, Hsiang-Fan Lee
-
Patent number: 11908832Abstract: The invention relates to a process for collectively bending microelectronic components comprising transferring microelectronic components (10) to and bending them on curved surfaces (21) of a shaping carrier (20), an adhesive layer (6) ensuring adhesion of the microelectronic components (10), and comprising producing conductive vias (22) that extend through the shaping carrier (20) and the adhesive lower layer (6), from the lower face (20i) of the shaping carrier (20), in order to emerge onto the lower conductive pads (12) of the microelectronic components (10).Type: GrantFiled: December 21, 2021Date of Patent: February 20, 2024Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Alexis Rochas, David Henry, Stéphane Caplet