Patents Examined by Eugene Lee
-
Patent number: 11894347Abstract: Implementations of semiconductor packages may include: a first substrate having two or more die coupled to a first side, a clip coupled to each of the two or more die on the first substrate and a second substrate having two or more die coupled to a first side of the second substrate. A clip may be coupled to each of the two or more die on the second substrate. The package may include two or more spacers coupled to the first side of the first substrate and a lead frame between the first substrate and the second substrate and a molding compound. A second side of each of the first substrate and the second substrate may be exposed through the molding compound. A perimeter of the first substrate and a perimeter of the second substrate may not fully overlap when coupled through the two or more spacers.Type: GrantFiled: August 30, 2022Date of Patent: February 6, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Chee Hiong Chew, Atapol Prajuckamol, Stephen St. Germain, Yusheng Lin
-
Patent number: 11887908Abstract: An electronic structure includes offset three-dimensional stacked chips; and a two-piece lid structure configured to extract heat from the bottom and top of the stacked chips.Type: GrantFiled: December 21, 2021Date of Patent: January 30, 2024Assignee: International Business Machines CorporationInventors: Kamal K. Sikka, Katsuyuki Sakuma, Hilton T. Toy, Shidong Li, Ravi K Bonam
-
Patent number: 11887962Abstract: Disclosed herein are microelectronic structures including bridges, as well as related assemblies and methods. In some embodiments, a microelectronic structure may include a substrate and a bridge.Type: GrantFiled: June 16, 2020Date of Patent: January 30, 2024Assignee: Intel CorporationInventors: Omkar G. Karhade, Nitin A. Deshpande, Mohit Bhatia, Sairam Agraharam, Edvin Cetegen, Anurag Tripathi, Malavarayan Sankarasubramanian, Jan Krajniak, Manish Dubey, Jinhe Liu, Wei Li, Jingyi Huang
-
Patent number: 11879790Abstract: An electronic device includes a substrate, a dielectric spacer, a semiconductor die, and a package structure. The substrate has a dielectric layer, a die pad, first and second leads, a conductive via, and a conductive trace, the dielectric layer has an opening extending into a side, the die pad is coupled to the first lead, the second lead is coupled to the conductive via, and the conductive trace is coupled to the via. The dielectric spacer is mounted above the die pad in the opening, and the semiconductor die is mounted above the dielectric spacer, the semiconductor die includes a temperature sensor, and an electrical connection couples the semiconductor die to the conductive trace. The package structure extends on the side of the dielectric layer, on the semiconductor die, and on the conductive trace, the package structure extending around the dielectric spacer and to the die pad in the opening.Type: GrantFiled: October 28, 2021Date of Patent: January 23, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Enis Tuncer
-
Patent number: 11869830Abstract: A clip, a semiconductor package, and a method are disclosed. In one example the clip includes a die attach portion having a first main face and a second main face opposite to the first main face, and at least one through-hole extending between the first and second main faces and including a curved transition from an inner wall of the at least one through-hole to the first main face.Type: GrantFiled: November 8, 2019Date of Patent: January 9, 2024Assignee: Infineon Technologies AGInventors: Michael Stadler, Thomas Bemmerl
-
Patent number: 11862688Abstract: Integrated power modules according to the present technology may include a printed circuit board characterized by a first surface and a second surface. The integrated power modules may include one or more surface-mounted components coupled with the first surface of the printed circuit board. The integrated power modules may include a heat-transfer substrate. The integrated power modules may include one or more gallium nitride transistors coupled between and soldered to each of the second surface of the printed circuit board and the heat-transfer substrate. The integrated power modules may include one or more spacers coupled between and soldered to each of the printed circuit board and the heat-transfer substrate.Type: GrantFiled: July 28, 2021Date of Patent: January 2, 2024Assignee: Apple Inc.Inventors: Ashish K. Sahoo, Brandon Pierquet, Derryk C. Davis, Javier Ruiz, John M. Brock
-
Patent number: 11854884Abstract: A method of forming fully aligned top vias is provided. The method includes forming a fill layer on a conductive line, wherein the fill layer is adjacent to one or more vias. The method further includes forming a spacer layer selectively on the exposed surface of the fill layer, wherein the top surface of the one or more vias is exposed after forming the spacer layer. The method further includes depositing an etch-stop layer on the exposed surfaces of the spacer layer and the one or more vias, and forming a cover layer on the etch-stop layer.Type: GrantFiled: December 15, 2021Date of Patent: December 26, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nicholas Anthony Lanzillo, Koichi Motoyama, Somnath Ghosh, Christopher J. Penny, Robert Robison, Lawrence A. Clevenger
-
Patent number: 11854928Abstract: A semiconductor package includes an integrated circuit (IC) structure, an insulating encapsulation laterally covering the IC structure, and a redistribution structure disposed on the insulating encapsulation and the IC structure. The redistribution structure is electrically connected to the IC structure. The IC structure includes a first die, a capacitor structure, a dielectric layer laterally covering the first die and the capacitor structure, and a second die disposed on the dielectric layer, the first die, and the capacitor structure. The second die interacts with the capacitor structure, where a bonding interface between the second die and the first die is substantially coplanar with a bonding interface between the second die and the dielectric layer. A manufacturing method of a semiconductor package is also provided.Type: GrantFiled: August 27, 2021Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chuei-Tang Wang, Tzu-Chun Tang, Wei-Ting Chen, Chung-Hao Tsai
-
Patent number: 11830802Abstract: A display device includes: a substrate; a pixel connected to a gate line and a data line on the substrate; a connection unit connected to one of the gate line and the data line of the substrate; and a driving integrated circuit mounted on the connection unit. The connection unit includes an output lead line, an auxiliary lead line and a first pattern, and the output lead line, auxiliary lead line and first pattern are sequentially disposed along a first direction on an output portion of the connection unit, an end portion of the first pattern is disposed on a first side of the connection unit, at least a portion of the auxiliary lead line is disposed on an input portion of the connection unit.Type: GrantFiled: April 1, 2022Date of Patent: November 28, 2023Assignee: Samsung Display Co., Ltd.Inventor: Myongsoo Oh
-
Patent number: 11825661Abstract: A planar insulating spacer layer can be formed over a substrate, and a combination of a semiconducting material layer, a thin film transistor (TFT) gate dielectric layer, and a gate electrode can be formed over the planar insulating spacer layer. A dielectric matrix layer is formed thereabove. A source-side via cavity and a drain-side via cavity can be formed through the dielectric matrix layer over end portions of the semiconducting material layer. Mechanical stress can be generated between the end portions of the semiconducting material layer by changing a lattice constant of end portions of the semiconducting material layer. The mechanical stress can enhance the mobility of charge carriers in a channel portion of the semiconducting material layer.Type: GrantFiled: July 7, 2021Date of Patent: November 21, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Hui-Hsien Wei, Yen-Chung Ho, Chia-Jung Yu, Yong-Jie Wu, Pin-Cheng Hsu
-
Patent number: 11817437Abstract: A method includes forming an under bump metallization (UBM) layer over a dielectric layer, forming a redistribution structure over the UBM layer, disposing a semiconductor device over the redistribution structure, removing a portion of the dielectric layer to form an opening to expose the UBM layer, and forming a conductive bump in the opening such that the conductive bump is coupled to the UBM layer.Type: GrantFiled: November 1, 2021Date of Patent: November 14, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jing-Cheng Lin, Po-Hao Tsai
-
Patent number: 11804531Abstract: A method of forming a semiconductor device includes: forming an etch stop layer over a substrate; forming a first diffusion barrier layer over the etch stop layer; forming a semiconductor device layer over the first diffusion barrier layer, the semiconductor device layer including a transistor; forming a first interconnect structure over the semiconductor device layer at a front side of the semiconductor device layer, the first interconnect structure electrically coupled to the transistor; attaching the first interconnect structure to a carrier; removing the substrate, the etch stop layer, and the first diffusion barrier layer after the attaching; and forming a second interconnect structure at a backside of the semiconductor device layer after the removing.Type: GrantFiled: December 30, 2020Date of Patent: October 31, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Eugene I-Chun Chen, Ru-Liang Lee, Chia-Shiung Tsai, Chen-Hao Chiang
-
Patent number: 11798856Abstract: In a ceramic/aluminum bonded body according to the present invention, a ceramic member and an aluminum member formed of aluminum or an aluminum alloy are bonded to each other, the ceramic member has a ceramic main body formed of silicon nitride, and an aluminum nitride layer or an aluminum oxide layer formed on the surface of the ceramic main body to which the aluminum member is bonded, the ceramic member and the aluminum member are bonded to each other through the aluminum nitride layer or the aluminum oxide layer, the ceramic main body is provided with silicon nitride phases and a glass phase formed between the silicon nitride phases, Al is present in a portion of the glass phase of the ceramic main body at an interface with the aluminum nitride layer or aluminum oxide layer.Type: GrantFiled: February 6, 2018Date of Patent: October 24, 2023Assignee: MITSUBISHI MATERIALS CORPORATIONInventor: Nobuyuki Terasaki
-
Patent number: 11784295Abstract: A semiconductor light-emitting device includes a lead frame, a semiconductor light-emitting element mounted on the top surface of the bonding region, and a case covering part of the lead frame. The bottom surface of the bonding region is exposed to the outside of the case. The lead frame includes a thin extension extending from the bonding region and having a top surface which is flush with the top surface of the bonding region. The thin extension has a bottom surface which is offset from the bottom surface of the bonding region toward the top surface of the bonding region.Type: GrantFiled: July 7, 2021Date of Patent: October 10, 2023Assignee: ROHM CO., LTD.Inventor: Masahiko Kobayakawa
-
Patent number: 11776897Abstract: An electronic module is provided, in which a first metal layer, an insulating layer and a second metal layer are sequentially formed on side faces and a non-active face of an electronic component to serve as a capacitor structure, where the capacitor structure is exposed from an active face of the electronic component so that by directly forming the capacitor structure on the electronic component, a distance between the capacitor structure and the electronic component is minimized, such that the effect of suppressing impedance can be optimized.Type: GrantFiled: September 2, 2021Date of Patent: October 3, 2023Inventors: Ho-Chuan Lin, Chia-Chu Lai, Min-Han Chuang
-
Patent number: 11776892Abstract: A semiconductor device according to an embodiment includes: an insulating substrate having a first metal layer and a second metal layer on a surface of the insulating substrate; a semiconductor chip including an upper electrode and a lower electrode, the upper electrode being electrically connected to the first metal layer, the lower electrode being electrically connected to the second metal layer; a first main terminal including a first end and a second end, the first end being electrically connected to the first metal layer; a second main terminal including a third end and a fourth end, the third end being electrically connected to the second metal layer; a first detection terminal being electrically connected between the first end and the second end of the first main terminal; and a second detection terminal being electrically connected to the first metal layer.Type: GrantFiled: August 24, 2020Date of Patent: October 3, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Tomohiro Iguchi, Tatsuya Hirakawa
-
Patent number: 11769701Abstract: A package includes an electrically conductive carrier, an electronic component on the carrier, an encapsulant encapsulating part of the carrier and the electronic component, an electrically insulating and thermally conductive interface structure covering an exposed surface portion of the carrier, and a protection cap covering at least part of the interface structure. Corresponding methods of manufacturing and operating the package are also described.Type: GrantFiled: February 15, 2021Date of Patent: September 26, 2023Assignee: Infineon Technologies Austria AGInventors: Christian Kasztelan, Nee Wan Khoo
-
Patent number: 11769752Abstract: Stacked semiconductor die assemblies with heat sinks and associated methods and systems are disclosed. In some embodiments, a controller carrying one or more memory dies may be attached to a front side of a substrate. The substrate may include a heat sink formed on its back side such that the heat sink can establish a thermal contact with the controller. Further, the heat sink may be coupled to a thermally conductive pad of a printed circuit board (PCB) that carries the substrate. In this manner, the controller may be provided with a heat path toward the PCB to dissipate thermal energy generated during operation. In some cases, the substrate may include a set of thermal vias extending from the heat sink toward the controller to enhance the thermal contact between the controller and the heat sink.Type: GrantFiled: July 24, 2020Date of Patent: September 26, 2023Assignee: Micron Technology, Inc.Inventors: Shams U. Arifeen, Christopher Glancey, Koustav Sinha
-
Patent number: 11769757Abstract: Light emitting diode (LED) components and related methods are disclosed. LED components include a submount, at least one LED chip on a first surface of the submount, and a light permeable structure or dam. The light permeable dam can provide a component having a viewing angle that is greater than 115°. A method of providing an LED component includes providing a non-metallic submount, attaching at least one LED chip to a first surface of the submount, and dispensing a light permeable dam over the first surface of the submount about the at least one LED chip thereby providing a component having a viewing angle that is greater than 115°.Type: GrantFiled: October 15, 2019Date of Patent: September 26, 2023Assignee: CreeLED, Inc.Inventors: Jesse Colin Reiherzer, Colin Kelly Blakely, Arthur Fong-Yuen Pun, Troy Anthony Trottier
-
Patent number: 11764074Abstract: To suppress a change in electrical characteristics and to improve reliability in a semiconductor device using a transistor including an oxide semiconductor. The semiconductor device includes a gate electrode over an insulating surface, an oxide semiconductor film overlapping with the gate electrode, a gate insulating film which is between the gate electrode and the oxide semiconductor film and is in contact with a surface of the oxide semiconductor film, a protective film in contact with an opposite surface of the surface of the oxide semiconductor film, and a pair of electrodes in contact with the oxide semiconductor film. In the gate insulating film or the protective film, the amount of gas having a mass-to-charge ratio m/z of 17 released by heat treatment is greater than the amount of nitrogen oxide released by heat treatment.Type: GrantFiled: September 3, 2020Date of Patent: September 19, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuharu Hosaka, Toshimitsu Obonai, Junichi Koezuka, Yukinori Shima, Masahiko Hayakawa, Takashi Hamochi, Suzunosuke Hiraishi