Patents Examined by Eugene Lee
-
Patent number: 11764338Abstract: A light emitting device includes first and second light emitting elements, first and second wavelength conversion members, a reflecting member surrounding lateral surfaces of the first and second light emitting elements, and the lateral surfaces of the first and second wavelength conversion members, and a covering member continuously covering at least a top surface of the first wavelength conversion member, a top surface of the reflecting member disposed between the first and second wavelength conversion members, and a top surface of the second wavelength conversion member. The covering member contains at least one of a pigment and a dye so that a body color of the covering member is the same or a similar color as a body color of the wavelength conversion member.Type: GrantFiled: June 28, 2022Date of Patent: September 19, 2023Assignee: NICHIA CORPORATIONInventor: Hirosuke Hayashi
-
Patent number: 11764123Abstract: A semiconductor package includes a substrate, a stacked structure, an encapsulation material, a lid structure, and a coupler. The stacked structure is disposed over and bonded to the substrate. The encapsulation material partially encapsulates the stacked structure. The lid structure is disposed on the substrate, wherein the lid structure surrounds the stacked structure and covers a top surface of the stacked structure. The coupler is bonded to the stacked structure, wherein a portion of the coupler penetrates through and extends out of the lid structure.Type: GrantFiled: July 4, 2022Date of Patent: September 19, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sung-Hui Huang, Shang-Yun Hou, Tien-Yu Huang, Heh-Chang Huang, Kuan-Yu Huang, Shu-Chia Hsu, Yu-Shun Lin
-
Patent number: 11764303Abstract: Thin film transistors having double gates are described. In an example, an integrated circuit structure includes an insulator layer above a substrate. A first gate stack is on the insulator layer. A polycrystalline channel material layer is on the first gate stack. A second gate stack is on a first portion of the polycrystalline channel material layer, the second gate stack having a first side opposite a second side. A first conductive contact is adjacent the first side of the second gate stack, the first conductive contact on a second portion of the channel material layer. A second conductive contact is adjacent the second side of the second gate stack, the second conductive contact on a third portion of the channel material layer.Type: GrantFiled: March 22, 2018Date of Patent: September 19, 2023Assignee: Intel CorporationInventors: Abhishek A. Sharma, Van H. Le, Jack T. Kavalieros, Tahir Ghani, Gilbert Dewey
-
Patent number: 11764148Abstract: A method for forming an integrated circuit device includes providing a first substrate having a first conductive portion, providing a second substrate having a second conductive portion, performing a first chemical reaction to form a first expanding pad on the first conductive portion to provide a first expanded contact area, performing a second chemical reaction to form a second expanding pad on the second conductive portion to provide a second expanded contact area, and bonding the first substrate to the second substrate with a bonding structure.Type: GrantFiled: January 24, 2022Date of Patent: September 19, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Tzu-Ching Tsai
-
Patent number: 11764131Abstract: The present invention provides a small and thin semiconductor device. The semiconductor device flip-chip bonds a semiconductor chip 1 and a lead 6 via a metal bonding portion 5 and includes a sealing resin covering them. The metal bonding portion 5 is provided with a gold-rich bonding layer 5a on the side of a first electrode 3a of the semiconductor chip 1 and a gold-rich bonding layer 5b on the side of a second electrode 3b of the lead 6, and connection between the semiconductor chip 1 and the lead 6 is strengthened, so that the semiconductor device does not require an anchor portion.Type: GrantFiled: December 27, 2021Date of Patent: September 19, 2023Assignee: ABLIC Inc.Inventor: Koji Tsukagoshi
-
Patent number: 11757035Abstract: An LDMOS transistor and a method for manufacturing the same are provided. The method includes: forming an epitaxial layer on a substrate, forming a gate structure on an upper surface of the epitaxial layer, forming a body region and a drift region in the epitaxial layer, forming a source region in the body region, forming a first insulating layer on the gate structure and an upper surface of the epitaxial layer and, forming a shield conductor layer on the first insulating layer, forming a second insulating layer covering the shield conductor layer, forming a first conductive path, to connect the source region with the substrate, and forming a drain region in the drift region. By forming the first conductive path which connects the source region with the substrate, the size of the LDMOS transistor and the resistance can be reduced.Type: GrantFiled: May 3, 2022Date of Patent: September 12, 2023Assignee: HANGZHOU SILICON-MAGIC SEMICONDUCTOR TECHNOLOGY CO., LTD.Inventors: Bing Wu, Chien Ling Chan, Liang Tong
-
Patent number: 11756823Abstract: A semiconductor-on-insulator (SOI) transistor includes a semiconductor layer situated over a buried oxide layer, the buried oxide layer being situated over a substrate. The SOI transistor is situated in the semiconductor layer and includes a transistor body, gate fingers, source regions, and drain regions. The transistor body has a first conductivity type. The source regions and the drain regions have a second conductivity type opposite to the first conductivity type. A heavily-doped body-implant region has the first conductivity type and overlaps at least one source region. A common silicided region electrically ties the heavily-doped body-implant region to the at least one source region. The common silicided region can include a source silicided region, and a body tie silicided region situated over the heavily-doped body-implant region. The source silicided region can be separated from a drain silicided region by the gate fingers.Type: GrantFiled: July 13, 2022Date of Patent: September 12, 2023Assignee: Newport Fab, LLCInventors: Allan K Calvo, Paul D Hurwitz, Roda Kanawati
-
Patent number: 11728457Abstract: The present invention relates to a nano-scale light-emitting diode (LED) element for a horizontal array assembly, a manufacturing method thereof, and a horizontal array assembly including the same, and more particularly, to a nano-scale LED element for a horizontal array assembly that can significantly increase the number of nano-scale LED elements connected to an electrode line, facilitate an arrangement of the elements, and implement a horizontal array assembly having a very good electric connection between an electrode and an element and a significant high quantity of light when a horizontal array assembly having the nano-scale LED elements laid in a length direction thereof and connected to the electrode line is manufactured, a manufacturing method thereof, and a horizontal array assembly including the same.Type: GrantFiled: February 1, 2021Date of Patent: August 15, 2023Assignee: Samsung Display Co., Ltd.Inventor: Yeon Goog Sung
-
Patent number: 11705378Abstract: A semiconductor package includes a circuit board structure, a first redistribution layer structure and first bonding elements. The circuit board structure includes outermost first conductive patterns and a first mask layer adjacent to the outermost first conductive patterns. The first redistribution layer structure is disposed over the circuit board structure. The first bonding elements are disposed between and electrically connected to the first redistribution layer structure and the outermost first conductive patterns of the circuit board structure. In some embodiments, at least one of the first bonding elements covers a top and a sidewall of the corresponding outermost first conductive pattern.Type: GrantFiled: July 20, 2020Date of Patent: July 18, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jung-Wei Cheng, Jiun-Yi Wu, Hsin-Yu Pan, Tsung-Ding Wang, Yu-Min Liang, Wei-Yu Chen
-
Patent number: 11699726Abstract: The application relates to a semiconductor die having a semiconductor body including an active region, an insulation layer on the semiconductor body, and a sodium stopper formed in the insulation layer. The sodium stopper is arranged in an insulation layer groove which intersects the insulation layer vertically and extends around the active region. The sodium stopper is formed of a tungsten material filling the insulation layer groove.Type: GrantFiled: January 25, 2021Date of Patent: July 11, 2023Assignee: Infineon Technologies Austria AGInventors: Oliver Blank, Christof Altstaetter, Ingmar Neumann
-
Patent number: 11695011Abstract: Various embodiments may provide an integrated circuit layout cell. The integrated circuit layout cell may include a doped region of a first conductivity type, a doped region of a second conductivity type opposite of the first conductivity type, and a further doped region of the first conductivity type at least partially within the doped region of the second conductivity type, and continuous with the doped region of the first conductivity type. The integrated circuit cell may include a first transistor having a control terminal, a first controlled terminal, and a second controlled terminal. The first controlled terminal and the second controlled terminal of the first transistor may include terminal regions of the second conductivity type formed within the further doped region of the first conductivity type. The integrated circuit cell may also include a second transistor.Type: GrantFiled: April 30, 2019Date of Patent: July 4, 2023Assignee: NANYANG TECHNOLOGICAL UNIVERSITYInventors: Kwen Siong Chong, Bah Hwee Gwee, Weng Geng Ho, Ne Kyaw Zaw Lwin
-
Patent number: 11694939Abstract: A semiconductor package includes a substrate, a stacked structure, an encapsulation material, a lid structure, and a coupler. The stacked structure is disposed over and bonded to the substrate. The encapsulation material partially encapsulates the stacked structure. The lid structure is disposed on the substrate, wherein the lid structure surrounds the stacked structure and covers a top surface of the stacked structure. The coupler is bonded to the stacked structure, wherein a portion of the coupler penetrates through and extends out of the lid structure.Type: GrantFiled: May 22, 2020Date of Patent: July 4, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sung-Hui Huang, Shang-Yun Hou, Tien-Yu Huang, Heh-Chang Huang, Kuan-Yu Huang, Shu-Chia Hsu, Yu-Shun Lin
-
Patent number: 11685650Abstract: A semiconductor layer having an opening and a MEMS resonator formed in the opening is disposed between first and second substrates to encapsulate the MEMS resonator. An electrical contact that extends from the opening to an exterior of the MEMS device is formed at least in part within the semiconductor layer and at least in part within the first substrate.Type: GrantFiled: August 3, 2020Date of Patent: June 27, 2023Assignee: SiTime CorporationInventors: Aaron Partridge, Markus Lutz, Pavan Gupta
-
Patent number: 11674983Abstract: A SiC semiconductor device is provided that is capable of improving the detection accuracy of the current value of a principal current detected by a current sensing portion by restraining heat from escaping from the current sensing portion to a wiring member joined to a sensing-side surface electrode. The semiconductor device 1 includes a SiC semiconductor substrate, a source portion 27 including a principal-current-side unit cell 34, a current sensing portion 26 including a sensing-side unit cell 40, a source-side surface electrode 5 disposed above the source portion 27, and a sensing-side surface electrode 6 that is disposed above the current sensing portion 26 and that has a sensing-side pad 15 to which a sensing-side wire is joined, and, in the semiconductor device 1, the sensing-side unit cell 40 is disposed so as to avoid being positioned directly under the sensing-side pad 15.Type: GrantFiled: November 29, 2021Date of Patent: June 13, 2023Assignee: ROHM CO., LTD.Inventor: Katsuhisa Nagao
-
Patent number: 11676893Abstract: A reliable semiconductor device and a method for preparing the reliable semiconductor device are provided. The semiconductor device includes at least one die comprising an integrated circuit region; a first recess region surrounding the integrated circuit region; and a second recess region surrounding the first recess region. A first columnar blocking structure is disposed in the first recess region and a second columnar blocking structure is disposed in the second recess region.Type: GrantFiled: October 26, 2021Date of Patent: June 13, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Li-Han Lu
-
Patent number: 11670558Abstract: A semiconductor device includes a semiconductor element, a die pad, an encapsulating member, and a plurality of leads. The die pad has a front surface on which the semiconductor element is mounted. The encapsulating member covers and seals the semiconductor element. The plurality of leads each have a first end connected to the semiconductor element in an inside of the encapsulating member and a second end led out from a side surface of the encapsulating member. A lower surface of a package including the semiconductor element, the die pad, and the encapsulating member is located on a back surface side of the die pad and has a convexly curved shape.Type: GrantFiled: April 13, 2020Date of Patent: June 6, 2023Assignee: Mitsubishi Electric CorporationInventor: Masafumi Jochi
-
Patent number: 11670661Abstract: An image sensor includes; a substrate having a first surface and an opposing second surface and including unit pixels respectively having photoelectric conversion regions, a semiconductor pattern disposed in a first trench defining the unit pixels, the semiconductor pattern including a first semiconductor layer provided on an inner surface of the first trench and a second semiconductor layer provided on the first semiconductor layer, and a first contact provided on the second surface and connected to the semiconductor pattern. A height of the first semiconductor layer from a bottom surface of the first trench is less than a height of the second semiconductor layer from the bottom surface of the first trench.Type: GrantFiled: July 21, 2020Date of Patent: June 6, 2023Inventors: Jinyoung Kim, Euiyeol Kim, Hyounmin Baek, Jeong-Ho Lee, Youngwoo Chung, Heegeun Jeong
-
Patent number: 11664419Abstract: A method of isolating sections of the channel layer in a SOI workpiece is disclosed. Rather than etching material to create trenches, which are then filled with a dielectric material, ions are implanted into portions of the channel layer to transform these implanted regions from silicon or silicon germanium into an electrically insulating material. These ions may comprise at least one isolating species, such as oxygen, nitrogen, carbon or boron. This eliminates various processes from the fabrication sequence, including an etching process and a deposition process. Advantageously, this approach also results in greater axial strain in the channel layer, since the channel layer is continuous across the workpiece.Type: GrantFiled: October 7, 2020Date of Patent: May 30, 2023Assignee: Applied Materials, Inc.Inventors: Sipeng Gu, Wei Zou, Kyu-Ha Shim
-
Patent number: 11662541Abstract: This disclosure describes optoelectronic modules with locking assemblies and methods for manufacturing the same. The locking assemblies, in some instances, can improve mounting steps during manufacturing and can increase the useful lifetime of the optoelectronic modules into which they are incorporated. The locking assemblies can include overmold protrusions, and optical element housing protrusions, as well as locking edges incorporated into overmold housing components.Type: GrantFiled: October 25, 2018Date of Patent: May 30, 2023Assignee: AMS Sensors Singapore PTE. Ltd.Inventors: Bojan Tesanovic, Mario Cesana, Camilla Camarri, Hartmut Rudmann
-
Patent number: 11658182Abstract: An integrated circuit device includes: a first fin structure disposed on a substrate in a first direction; a second fin structure disposed on the substrate and aligned in the first direction; a third fin structure disposed on the substrate and aligned in the first direction; and a first conductive line aligned in a second direction arranged to wrap a first portion, a second portion, and a third portion of the first fin structure, the second fin structure and the third fin structure, respectively. Each of the first fin structure, the second fin structure and the third fin structure has a same type dopant. A first distance between the first fin structure and the second fin structure is different from a second distance between the second fin structure and the third fin structure.Type: GrantFiled: March 23, 2021Date of Patent: May 23, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Kam-Tou Sio, Shang-Wei Fang, Jiann-Tyng Tzeng, Chew-Yuen Young