Patents Examined by Fritz Alphonse
-
Patent number: 11336303Abstract: A digital system, components and method are configured with nonvolatile memory for storing digital data using codewords. The data is stored in the memory using multiple bits per memory cell of the memory. A code efficiency, for purposes of write operations and read operations relating to the memory, can be changed on a codeword to codeword basis based on input parameters. The code efficiency can change based on changing any one of the input parameters including bit density that is stored by the memory. Storing and reading fractional bit densities is described.Type: GrantFiled: July 26, 2020Date of Patent: May 17, 2022Assignee: Micron Technology, Inc.Inventors: Robert B. Eisenhuth, Stephen P. Van Aken
-
Patent number: 11336296Abstract: The present technology includes a controller and a memory system including the same. The controller includes a memory interface configured to receive a codeword from a memory device, and an error correction circuit configured to: perform an error correction decoding operation on the codeword received from the memory interface, compare a number of unsatisfied check nodes (UCNs) detected in the error correction decoding operation with a reference number, perform or stop the error correction decoding operation on the codeword according to a result of comparing the number of UCNs and the reference number, and output a retransmission request signal of the codeword to the memory interface in response to the result, wherein the memory interface requests the codeword to the memory device in response to the retransmission request signal.Type: GrantFiled: November 4, 2020Date of Patent: May 17, 2022Assignee: SK hynix Inc.Inventors: Myung Jin Jo, Kwang Hyun Kim
-
Patent number: 11327837Abstract: The subject technology provides for scanning blocks of a flash memory device for erased pages. A first codeword read from a page of a block in a flash memory device is received and provided to a first decoder for decoding. In response to receiving a first success indicator from the first decoder indicating that the first codeword was successfully decoded, first decoded data is provided from the first decoder to a second decoder for verification of the first decoded data. In response to receiving a first failure indicator from the second decoder indicating that the first decoded data was not verified, the page of the block is identified as being in an erased state based on the first success indicator received from the first decoder and the first failure indicator received from the second decoder.Type: GrantFiled: December 18, 2020Date of Patent: May 10, 2022Assignee: Western Digital Technologies, Inc.Inventors: Richard David Barndt, Seyhan Karakulak, Scott Kayser, Majid Nemati Anaraki, Anthony Dwayne Weathers
-
Patent number: 11321177Abstract: A memory device includes a peripheral circuit communicating with memory banks. Each of the banks includes a memory cell array including memory cells, a row decoder connected with the memory cells through word lines, bit line sense amplifiers connected with the memory cells through bit lines including first bit lines and second bit lines, and a column decoder configured to connect the bit line sense amplifiers with the peripheral circuit. The memory cell array includes a first section connected with the first bit lines and a second section connected with the second bit lines, and the first section and second section are independent of each other with regard to a row-dependent error.Type: GrantFiled: December 1, 2020Date of Patent: May 3, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Minsu Kim, Nam Hyung Kim, Dae-Jeong Kim, Do-Han Kim, Deokho Seo, Wonjae Shin, Yongjun Yu, Changmin Lee, Insu Choi
-
Patent number: 11323133Abstract: A flash memory storage management method includes: providing a flash memory module including single-level-cell (SLC) blocks and at least one multiple-level-cell block such as MLC block, TLC block, or QLC block; classifying data to be programmed into groups of data; respectively executing SLC programming and RAID-like error code encoding to generate corresponding parity check codes, to program the groups of data and corresponding parity check codes to the SLC blocks; when completing program of the SLC blocks, performing an internal copy to program the at least one multiple-level-cell block by sequentially reading and writing the groups of data and corresponding parity check codes from the SLC blocks to the multiple-level-cell block according to a storage order of the SLC blocks.Type: GrantFiled: June 9, 2020Date of Patent: May 3, 2022Assignee: Silicon Motion, Inc.Inventors: Tsung-Chieh Yang, Hong-Jung Hsu
-
Patent number: 11314589Abstract: A memory device that performs internal ECC (error checking and correction) can selectively return read data with application of the internal ECC or without application of the internal ECC, in response to different read commands from the memory controller. The memory device can normally apply ECC and return corrected data in response to a normal read command. In response to a retry command, the memory device can return the read data without application of the internal ECC.Type: GrantFiled: May 15, 2020Date of Patent: April 26, 2022Assignee: Intel CorporationInventors: Kuljit S. Bains, Rajat Agarwal, Jongwon Lee
-
Patent number: 11309991Abstract: A BP detector of a wireless receiver apparatus reads a first parameter set or a second parameter set. The first parameter set includes a plurality of scaling factors and a plurality of damping factors learned together using a deep learning technique. The second parameter set includes a plurality of scaling factors and a plurality of node selection factors learned together using a deep learning technique from a memory. The BP detector executes an iterative BP algorithm that uses the first parameter set or the second parameter set in order to perform multi-user detection.Type: GrantFiled: April 14, 2021Date of Patent: April 19, 2022Assignees: NEC CORPORATION, OSAKA UNIVERSITY, THE DOSHISHAInventors: Kazushi Muraoka, Naoto Ishii, Takumi Takahashi, Seiichi Sampei, Shinsuke Ibi
-
Patent number: 11309032Abstract: An operating method of a memory system includes preprogramming multi-page data of a memory controller to a nonvolatile memory device, generating a state group code based on multi-bit data of the multi-page data, and each state group data of the state group code having less number of bits than corresponding multi-bit data, detecting sudden power-off occurring after the preprogramming, backing up, in response to the detecting of the sudden power-off occurring, the state group code to the nonvolatile memory device, recovering, after power is recovered from the sudden power-off, the multi-page data from the nonvolatile memory device, based on the state group code, reprogramming the multi-page data to the nonvolatile memory device, and reprogramming, in response to the detecting of the sudden power-off not occurring, the multi-page data of the memory controller to the nonvolatile memory device.Type: GrantFiled: October 22, 2020Date of Patent: April 19, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Joonsuc Jang
-
Patent number: 11301324Abstract: A server computer is configured to write a first copy of a block of data to a first namespace on a first non-volatile memory-based cache drive and a second copy of the block of data to a RAID controller for de-staging of the data to hard disk drives of a RAID array. Acknowledgment of hardening of the data on the hard disk drives initiates purging of the first copy of the block of data from the cache drive. High availability is enabled by writing a third copy of the block of data to a second server to store the block of data in a second namespace on a second non-volatile memory-based cache drive. Restoring of data after power loss accesses the data on the first non-volatile memory-based cache drive.Type: GrantFiled: February 18, 2020Date of Patent: April 12, 2022Assignee: SANMINA CORPORATIONInventors: Kais Belgaied, Richard Elling, Franz Michael Schuette
-
Patent number: 11303388Abstract: Embodiments of this application provide a method for coding in a wireless communication network. A communication device interleave a first bit sequence to obtain a first interleaved sequence having sequence number starting with a sequence number of 0, wherein the first bit sequence comprises bits for indicating timing, wherein the bits for indicating timing comprises a set of bits for indicating synchronization signal block index (SSBI); wherein the set of bits for indicating SSBI are placed in positions indicated by sequence numbers of 2, 3 and 5 in the first interleaved sequence. The devices add d first CRC bits on the first interleaved sequence to obtain a second bit sequence, interleave on the second bit sequence according to an interleave pattern to obtain a second interleaved sequence, and polar encode the second interleaved sequence to obtain the encoded sequence.Type: GrantFiled: June 22, 2020Date of Patent: April 12, 2022Assignee: Huawei Technologies Co., Ltd.Inventors: Hejia Luo, Yinggang Du, Rong Li, Lingchen Huang, Ying Chen
-
Patent number: 11301381Abstract: Aspects of the present disclosure provide systems and methods for improved power loss protection in a memory sub-system of a device. In particular, a power loss protection component allocates a portion of the memory sub-system to non-volatile memory. Responsive to detecting a trigger event at the device, wherein the trigger event may include asynchronous power loss of the device, the power loss protection component detects data written to a volatile cache of the memory sub-system, retrieves the data from the volatile cache, and writes the data to the portion of the memory sub-system allocated to the non-volatile memory.Type: GrantFiled: June 25, 2020Date of Patent: April 12, 2022Assignee: Micron Technology, Inc.Inventor: Andrew M. Kowles
-
Patent number: 11301172Abstract: A quasi-volatile memory (QV memory) stack includes at least one semiconductor die, having formed thereon QV memory circuits, bonded to a second semiconductor on which a memory controller for the QV memory (“QV memory controller”) is formed. The circuits in the bonded semiconductor dies are electrically connected using numerous copper interconnect conductors and conductive through-silicon vias (TSVs). The QV memory controller may include one or more interfaces to additional devices (“back-channel devices”) to enable the QV memory controller to also serve as a controller for each back-channel device and to provide additional services. The QV memory controller performs data transfers between a back-channel device and the QV memory without intervention by the host CPU.Type: GrantFiled: April 8, 2020Date of Patent: April 12, 2022Assignee: SUNRISE MEMORY CORPORATIONInventors: Robert D. Norman, Eli Harari
-
Patent number: 11301322Abstract: Methods and apparatus relating to techniques for avoiding cache lookup for cold cache. In an example, an apparatus comprises logic, at least partially comprising hardware logic, to receive metadata from an application, wherein the meta data indicates one or more processing operations which can accommodate a predetermined level of bit errors in read operations from memory, determine, from the metadata, pixel data for which error correction code bypass is acceptable, and generate one or more error correction code bypass hints for subsequent cache access to the pixel data for which error correction code bypass is acceptable, and transmit the one or more error correction code bypass hints to a graphics processing pipeline. Other embodiments are also disclosed and claimed.Type: GrantFiled: October 28, 2020Date of Patent: April 12, 2022Assignee: INTEL CORPORATIONInventors: Altug Koker, Abhishek R. Appu, Kiran C. Veernapu, Joydeep Ray
-
Patent number: 11296724Abstract: This application provides an encoding method and apparatus in a wireless communications system. The method includes: performing cyclic redundancy check (CRC) encoding on A to-be-encoded information bits based on a CRC polynomial, to obtain a first bit sequence, where the first bit sequence includes L CRC bits and the A information bits; and performing polar encoding on the first bit sequence, where L has a value of one of 3, 4, 5, 8, and 16. Based on an improved CRC polynomial, coding satisfying a false alarm rate (FAR) requirement is implemented.Type: GrantFiled: March 6, 2020Date of Patent: April 5, 2022Assignee: Huawei Technologies Co., Ltd.Inventors: Shengchen Dai, Lingchen Huang, Gongzheng Zhang, Yunfei Qiao, Chen Xu, Jun Wang, Rong Li
-
Patent number: 11288013Abstract: Methods, systems, and devices for one or more acceleration engines for memory sub-system operations are described. An acceleration engine can perform one or more validation procedures on one or more codewords of a management unit. The acceleration engine can collect validation data for the management unit based on performing the validation procedures. The acceleration engine can aggregate the validation data into group validation data associated with a set of management units. The acceleration engine can transmit the group validation data to firmware of a memory sub-system or a host device.Type: GrantFiled: June 30, 2020Date of Patent: March 29, 2022Assignee: Micron Technology, Inc.Inventors: Fangfang Zhu, Jiangli Zhu, Ying Yu Tai, Wei Wang
-
Patent number: 11281381Abstract: Provided herein is a storage node of a distributed storage system and a method of operating the same. A memory controller may include a data controller configured to receive a write request and write data corresponding to the write request from a host, and configured to determine a physical address of a memory block in which the write data is to be stored based on chunk type information included in the write request, a memory control component configured to provide a program command for instructing the memory block to store the write data, the physical address, and the write data to the memory device, wherein the chunk type information is information about whether the write data indicates a type of data chunks or a type of coding chunks, the data chunks and the coding chunks being generated by the host performing an erasure coding operation on original data.Type: GrantFiled: July 20, 2020Date of Patent: March 22, 2022Assignees: SK hynix Inc., Industry-Academic Cooperation Foundation, Yonsei UniversityInventors: Sungjoon Koh, Myoungsoo Jung
-
Patent number: 11277151Abstract: Aspects of the present disclosure relate to low density parity check (LDPC) coding utilizing LDPC base graphs. Two or more LDPC base graphs may be maintained that are associated with different ranges of overlapping information block lengths. A particular LDPC base graph may be selected for an information block based on the information block length of the information block. Additional metrics that may be considered when selecting the LDPC base graph may include the code rate utilized to encode the information block and/or the lift size applied to each LDPC base graph to produce the information block length of the information block.Type: GrantFiled: December 13, 2019Date of Patent: March 15, 2022Assignee: Qualcomm IncorporatedInventors: Joseph Binamira Soriaga, Gabi Sarkis, Shrinivas Kudekar, Thomas Richardson, Vincent Loncke
-
Patent number: 11265025Abstract: The present invention is directed to data communication systems and methods thereof. According to various embodiments, the present invention provides a communication with a reconfigurable forward-error-correction (FEC) module. The FEC module processes data received from two or more communication lanes, and depending on the mode of operation, the FEC module can combine data from the two or more communication lanes and perform error correction on the combined data, or the FEC module can processes data from the two communications lanes separately and perform error correction independently for the each of the data communication lanes. There are other embodiments as well.Type: GrantFiled: March 26, 2020Date of Patent: March 1, 2022Assignee: MARVELL ASIA PTE LTD.Inventor: Volodymyr Shvydun
-
Patent number: 11263079Abstract: A method for storing input data in a flash memory. The method comprising generating a codeword by encoding the input data with an error correcting code and generating a shaped codeword by applying a shaping function to at least a part of the codeword. The shaping function comprising logically inverting every n-th occurrence of a bit associated with a high-charge storage state in the part of the codeword. The method further comprising writing the shaped codeword to the flash memory, generating an estimated shaped codeword by reading the flash memory, generating soft decision information for the estimated shaped codeword, and retrieving the input data by decoding the soft decision information using an error correcting code soft decoder.Type: GrantFiled: June 30, 2020Date of Patent: March 1, 2022Assignees: Kabushiki Kaisha Toshiba, Kioxia CorporationInventors: Amr Ismail, Magnus Stig Torsten Sandell
-
Patent number: 11263077Abstract: Novel and useful system and methods of several functional safety mechanisms for use in an artificial neural network (ANN) processor. The mechanisms can be deployed individually or in combination to provide a desired level of safety in neural networks. Multiple strategies are applied involving redundancy by design, redundancy through spatial mapping as well as self-tuning procedures that modify static (weights) and monitor dynamic (activations) behavior. The various mechanisms of the present invention address ANN system level safety in situ, as a system level strategy that is tightly coupled with the processor architecture. The NN processor incorporates several functional safety concepts which reduce its risk of failure that occurs during operation from going unnoticed. The mechanisms function to detect and promptly flag and report the occurrence of an error with some mechanisms capable of correction as well.Type: GrantFiled: September 29, 2020Date of Patent: March 1, 2022Inventors: Roi Seznayov, Guy Kaminitz, Daniel Chibotero, Ori Katz, Amir Shmul, Yuval Adelstein, Nir Engelberg, Or Danon, Avi Baum