Abstract: Method and apparatus for handling page protection faults in combination particularly with the dynamic conversion of binary code executable by a one computing platform into binary code executed instead by another computing platform. In one exemplary aspect, a page protection fault handling unit is used to detect memory accesses, to check page protection information relevant to the detected access by examining the contents of a page descriptor store, and to selectively allow the access or pass on page protection fault information in accordance with the page protection information.

Abstract: Systems, methods and apparatuses for distributed consistency memory. In some embodiments, the apparatus comprises at least one monitoring circuit to monitor for memory accesses to an address space; at least one a monitoring table to store an identifier of the address space; and at least one hardware core to execute an instruction to enable the monitoring circuit.

Abstract: Memory systems and components thereof perform clustering on workload items. Such a memory system comprises a memory device from which data is read and to which data is written; and a memory controller that receives from a host workload items in a workload sequence, each workload item being defined by at least a start logical block address (LBA) and a length. The memory controller merges sequential workload items in the workload sequence to constitute a single workload item; identifies a start workload item for a candidate cluster; stores the LBA and a hit count of the start workload item in a hash table of the memory controller; identifies an end workload item for the candidate cluster; determines whether the candidate cluster is found in the workload sequence more than a threshold number of times; and, if so, accepts the candidate cluster.

Abstract: A data set is constructed from a first given number of data elements configured from a plurality of data and redundant data corresponding to the plurality of data. The first given number of data elements are deployed in a distributed relationship into a first given number of first nodes. When an instruction to increase the number of data elements of the data set from the first given number by a second given number, the data set is reconstructed using, as new data elements, the first given number of data elements and a second given number of zero data. A controller deploys the data elements of the reconstructed data set in a distributed relationship into the first nodes and the second given number of second nodes while zero data or redundant data are deployed into the second nodes from among the data elements of the reconstructed data set.

Abstract: Designs of persistently managing mapping tables are described. To keep the performance of writing data into or reading out data from a storage device, such as flash memory, RAM (Random Access Memory) is often used to manage the mapping tables. To prevent the mapping tables from being damaged for whatever reason (e.g., power failure), MRAM (Magnetic RAM) is employed to keep the mapping tables in magnetic domains while the RAM is only used for updating the content of the mapping tables. Not only is the capacity for RAM is significantly reduced, the mapping tables are securely maintained in MRAM and available to RAM while data is being written into or read out from the storage device.

Abstract: A system and method that tracks changes in system memory executed by a software program. An exemplary method includes referencing a memory access tracking file to a file descriptor of a memory monitoring process and registering one or more virtual memory areas of a tracked process to the memory access tracking file. Moreover, the method includes sending, by the memory access tracking file, event information of a write access to the memory monitoring process that identifies a virtual page, where the write access is performed by the tracked process to the virtual page. Finally, the method includes configuring the virtual page such that the tracked process can execute a subsequent write command to the virtual page.

Abstract: The invention relates to a method for coordinating an execution of an instruction sequence by a processor device of a coherent shared memory system. An instruction is executed and causes the processor device to fill a copy of a memory line to a processor cache memory. The memory line is flagged by the processor device upon detection of first flag information which indicates that propagation of memory coherence across the shared memory system in respect of the memory line is unconfirmed. The memory line is unflagged by the processor device upon detection of second flag information which indicates that the propagation of memory coherence in respect of the memory line is confirmed. Upon execution of a memory barrier instruction, a completion of execution of the memory barrier instruction is prevented while the memory line is flagged.

Abstract: Method and apparatus for handling page protection faults in combination particularly with the dynamic conversion of binary code executable by a one computing platform into binary code executed instead by another computing platform. In one exemplary aspect, a page protection fault handling unit is used to detect memory accesses, to check page protection information relevant to the detected access by examining the contents of a page descriptor store, and to selectively allow the access or pass on page protection fault information in accordance with the page protection information.

Abstract: An example apparatus for die addressing can include an array of memory cells and a memory cache. The memory cache can be configured to store at least a portion of an address mapping table. The address mapping table can include entries that map translation units (TUs) to physical locations in the array. The entries can include data that indicate a location within the array that stores a particular TU without including data that indicates which die of the array the TU is stored in.

Abstract: The present disclosure describes data transfer in a memory device from sensing circuitry to controller. An example apparatus includes a controller coupled to a memory device. The controller is configured to execute a command to transfer data from a latch component to a register file in the controller. The memory device includes an array of memory cells and the latch component is coupled to rows of the array via a plurality of columns of the memory cells. The latch component includes a latch selectably coupled to each of the columns and configured to implement the command to transfer the data. The memory device includes a data line to couple the latch component to the register file to transfer the data. The controller is configured to couple to the data line and the register file to perform a write operation on the transferred data to the register file in the controller.

Abstract: According to one or more embodiments of the present invention, computer implemented method includes obtaining by an input/output (I/O) subsystem a request block that includes a command code indicating a STORE IOP-UTILIZATION DATA command for tracking resource utilization during an asynchronous execution of an instance of a CPU DEFLATE command. The method further includes, based on the command code, initiating a command response block. The command response block includes multiple entries for input/output processor (IOP) utilization, each entry corresponding to resource utilization measurements of each IOP in the I/O subsystem. The method further includes, storing, in a command response code field of the command response block, a response code indicating that the resource utilization measurements have been recorded in the entries for IOP utilization. The response block includes a length code indicating a length of the response block and the response code field.

Abstract: Method and apparatus for handling page protection faults in combination particularly with the dynamic conversion of binary code executable by a one computing platform into binary code executed instead by another computing platform. In one exemplary aspect, a page protection fault handling unit is used to detect memory accesses, to check page protection information relevant to the detected access by examining the contents of a page descriptor store, and to selectively allow the access or pass on page protection fault information in accordance with the page protection information.

Abstract: Controlling a rate of prefetching based on bus bandwidth. A determination is made as to whether a rate of prefetching data from memory into a cache is to be changed. This determination is based on bus utilization, and includes identifying a most utilized bus of a plurality of buses used for the prefetch of data, and monitoring utilization of the most utilized bus. The determination whether the rate of prefetching is to be changed is based on the monitoring. Based on determining that the rate is to be changed, the rate of prefetching is changed.

Abstract: A processing system includes one or more first caches and one or more first lock tables associated with the one or more first caches. The processing system also includes one or more processing units that each include a plurality of compute units for concurrently executing work-groups of work items, a plurality of second caches associated with the plurality of compute units and configured in a hierarchy with the one or more first caches, and a plurality of second lock tables associated with the plurality of second caches. The first and second lock tables indicate locking states of addresses of cache lines in the corresponding first and second caches on a per-line basis.

Abstract: An NAND flash memory and a reading method thereof capable of high-speed reading of SFDP data are provided. The flash memory includes a memory cell array, a page buffer/reading circuit 170 and a controller 150. The page buffer/reading circuit 170 includes a first latch circuit L1 and a second latch circuit L2. The first latch circuit L1 keeps data read from the memory cell array. The second latch circuit L2 keeps data transferred from the first latch circuit L1. Just after power is turned on or reset, the controller 150 controls data of block 0/page 0 of the memory cell array to be kept in the second latch circuit L2 and controls the SFDP data to be kept in the first latch circuit L1. The SFDP data or the data of block 0/page 0 is serially output according to an input command.

Abstract: Systems, methods, and apparatus including computer-readable mediums for managing memories by overlapping ranges of pages in nonvolatile memory systems are provided. An example memory system includes a memory controller coupled to a memory and configured to: determine a range of logical addresses associated with a command, search particular mapping tables including the range of logical addresses in mapping pages in the memory, determine whether a starting address of the range of logical addresses is in an overlapped range of first and second sequential mapping pages, the overlapped range including logical addresses of one or more mapping tables duplicated in the first and second mapping pages, determine which of the first and second mapping pages from which the particular mapping tables to be loaded based on a result of determining whether the starting address is in the overlapped range, and load the particular mapping tables from the determined mapping page.

Abstract: Methods and apparatus are provided for reporting fragment filling in storage systems. An exemplary method comprises obtaining at least one compressed allocation unit of data in a storage system; reserving space for the at least one compressed allocation unit in a compressed segment based on a greater of (i) a size of the at least one compressed allocation unit, and (ii) a minimum target fragment length specified for at least one write operation class; and writing the at least one compressed allocation unit to the reserved space. An attempt is optionally first made to fill the at least one compressed allocation unit of data in a free extent and/or a hidden fragment of at least one compressed segment prior to reserving the space. The reserving the space is optionally only performed if the attempt to fill the at least one compressed allocation unit of data is not successful.

Abstract: A method, computer program product, and computer system for forming, by a computing device, one or more virtual storage arrays using one or more storage processor virtual machines. A storage stack may be run inside the one or more storage processor virtual machines. One or more storage device drives of the one or more virtual storage arrays may be simulated as files.

Abstract: Systems and techniques for bi-directional negotiation for dynamic data chunking are described herein. A set of available features for a memory subsystem. The set of available features including latency of buffer locations of the memory subsystem. An indication of a first latency requirement of a first data consumer and a second latency requirement of a second data consumer may be obtained. A first buffer location of the memory subsystem for a data stream based on the first latency requirement may be negotiated with the first data consumer. A second buffer location of the memory subsystem for the data stream based on the second latency requirement may be negotiated with the second data consumer. An indication of the first buffer location may be provided to the first data consumer and an indication of the second buffer location may be provided to the second data consumer.

Abstract: Dynamically provisionable and allocatable memory external to a requesting apparatus may be provided. A request for primary memory may be made by an application executing on a client. An allocation logic unit may determine an allocation strategy in response to the request. As part of the allocation strategy, the allocation logic unit may identify memory appliances on which memory regions are to be allocated. The allocated memory regions may form the primary memory that is allocated to the requesting application. The allocation logic unit may send region allocation requests to region access unit of the respective memory appliances. The memory appliances on which the memory regions are allocated may be external to the client. The application may access the allocated memory regions via client-side access in which one or more processors in the client and/or the memory appliances are bypassed.