Patents Examined by Hajar Kolahdouzan
-
Patent number: 11707004Abstract: A phase-change memory (PCM) device includes a first electrode, a second electrode, a memory layer, and a heater. The memory layer includes a phase-change material and is electrically coupled between the first electrode and the second electrode. The heater is arranged near the memory layer and is configured to heat a programming region of the memory layer in response to an electric current that passes through the heater. The heater is coupled to a power source via an electric current path that does not pass through the memory layer.Type: GrantFiled: April 15, 2020Date of Patent: July 18, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Gang Yuan
-
Patent number: 11695096Abstract: In some embodiments, a semiconductor structure includes: a first epitaxial oxide semiconductor layer; a metal layer; and a contact layer adjacent to the metal layer, and between the first epitaxial oxide semiconductor layer and the metal layer. The contact layer can include an epitaxial oxide semiconductor material. The contact layer can also include a region comprising a gradient in a composition of the epitaxial oxide semiconductor material adjacent to the metal layer, or a gradient in a strain of the epitaxial oxide semiconductor material over a region adjacent to the metal layer.Type: GrantFiled: March 7, 2022Date of Patent: July 4, 2023Assignee: Silanna UV Technologies Pte LtdInventor: Petar Atanackovic
-
Patent number: 11665985Abstract: A memory device enabling a reduced minimal conductance state may be provided. The device comprises a first electrode, a second electrode and phase-change material between the first electrode and the second electrode, wherein the phase-change material enables a plurality of conductivity states depending on the ratio between a crystalline and an amorphous phase of the phase-change material. The memory device comprises additionally a projection layer portion in a region between the first electrode and the second electrode. Thereby, an area directly covered by the phase-change material in the amorphous phase in a reset state of the memory device is larger than an area of the projection layer portion oriented to the phase-change material, such that a discontinuity in the conductance states of the memory device is created and a reduced minimal conductance state of the memory device in a reset state is enabled.Type: GrantFiled: November 23, 2020Date of Patent: May 30, 2023Assignee: International Business Machines CorporationInventors: Benedikt Kersting, Ghazi Sarwat Syed, Vara Sudananda Prasad Jonnalagadda, Manuel Le Gallo-Bourdeau, Abu Sebastian, Timothy Mathew Philip
-
Patent number: 11646378Abstract: A transistor with stable electrical characteristics. A semiconductor device includes a first insulator over a substrate, a second insulator over the first insulator, an oxide semiconductor in contact with at least part of a top surface of the second insulator, a third insulator in contact with at least part of a top surface of the oxide semiconductor, a first conductor and a second conductor electrically connected to the oxide semiconductor, a fourth insulator over the third insulator, a third conductor which is over the fourth insulator and at least part of which is between the first conductor and the second conductor, and a fifth insulator over the third conductor. The first insulator contains a halogen element.Type: GrantFiled: February 4, 2021Date of Patent: May 9, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tetsuhiro Tanaka, Mitsuhiro Ichijo, Toshiya Endo, Akihisa Shimomura, Yuji Egi, Sachiaki Tezuka, Shunpei Yamazaki
-
Patent number: 11600774Abstract: A nonvolatile memory device includes a resistance switching layer, a gate on the resistance switching layer, a gate oxide layer between the resistance switching layer and the gate, and a source and a drain, spaced apart from each other, on the resistance switching layer. A resistance value of the resistance switching layer is changed based on an illumination of light irradiated onto the resistance switching layer and is maintained as a changed resistance value.Type: GrantFiled: November 10, 2020Date of Patent: March 7, 2023Assignees: Samsung Electronics Co., Ltd., President and Fellows Of Harvard CollegeInventors: Minhyun Lee, Houk Jang, Donhee Ham, Chengye Liu, Henry Julian Hinton, Haeryong Kim, Hyeonjin Shin
-
Patent number: 11594674Abstract: A tunnel barrier layer includes a non-magnetic oxide, wherein a crystal structure of the tunnel barrier layer includes both an ordered spinel structure and a disordered spinel structure.Type: GrantFiled: March 18, 2020Date of Patent: February 28, 2023Assignee: TDK CORPORATIONInventors: Shinto Ichikawa, Katsuyuki Nakada
-
Patent number: 11581262Abstract: A package that includes a second redistribution portion, a die coupled to the second redistribution portion, an encapsulation layer encapsulating the die, and a first redistribution portion coupled to the second redistribution portion. The first redistribution portion is located laterally to the die. The first redistribution portion is located over the second redistribution portion. The first redistribution portion and the second redistribution portion are configured to provide one or more electrical paths for the die.Type: GrantFiled: October 2, 2019Date of Patent: February 14, 2023Assignee: QUALCOMM INCORPORATEDInventors: Aniket Patil, Brigham Navaja, Hong Bok We, Yuzhe Zhang
-
Patent number: 11575010Abstract: A semiconductor device includes a substrate, a plurality of fins on the substrate, and an isolation region between the fins. Each of the fins includes a semiconductor material region and an impurity region disposed in the semiconductor material region. The impurity region has an upper surface below an upper surface of the isolation region.Type: GrantFiled: September 5, 2019Date of Patent: February 7, 2023Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Fei Zhou
-
Patent number: 11575066Abstract: The present invention discloses a bidirectional ultraviolet light emitting diode (UV LED) based on N—ZnO/N—GaN/N—ZnO heterojunction as well as its preparation method. The LED includes: N—ZnO microwires, a N—GaN film, a PMMA protective layer and alloy electrodes; and its preparation method includes the following steps: lay two N—ZnO microwires on the N—GaN film, then spin-coat a PMMA protective layer on the film to fix the N—ZnO microwires until the PMMA protective layer spreads over the N—ZnO microwires, and then place the film on a drying table to solidify the PMMA protective layer; then etch the PMMA protective layer with O2 to expose the N—ZnO microwires, and prepare alloy electrodes on different N—ZnO microwires to construct a N—ZnO/N—GaN/N—ZnO heterojunction to constitute a complete device. The present invention constructs an N/N/N symmetrical structure; the device is composed of N—ZnO and N—GaN, emits light in the ultraviolet region and has a small turn-on voltage.Type: GrantFiled: May 29, 2019Date of Patent: February 7, 2023Assignee: SOUTHEAST UNIVERSITYInventors: Chunxiang Xu, Wei Liu, Zengliang Shi, Zhuxin Li
-
Patent number: 11563174Abstract: A switching device includes first and second RF terminals disposed over a substrate, one or more strips of phase change material connected between the first and second RF terminals, a region of thermally insulating material that separates the one or more strips of phase change material from the substrate, and a heater structure comprising one or more heating elements that are configured to control a conductive connection between the first and second RF terminals by applying heat to the one or more strips of phase change material. Each of the one or more strips of phase change material includes a first outer face and a second outer face opposite from the first outer face. For each of the one or more strips of phase change material, at least portions of both of the first and second outer faces are disposed against one of the heating elements.Type: GrantFiled: April 9, 2020Date of Patent: January 24, 2023Assignee: Infineon Technologies AGInventors: Dominik Heiss, Martin Bartels, Christoph Glacer, Christoph Kadow, Matthias Markert, Hans Taddiken, Hans-Dieter Wohlmuth
-
Patent number: 11532728Abstract: A semiconductor device includes a substrate, a first fin extending from the substrate, a first gate structure over the substrate and engaging the first fin, and a first epitaxial feature partially embedded in the first fin and raised above a top surface of the first fin. The semiconductor device further includes a second fin extending from the substrate, a second gate structure over the substrate and engaging the second fin, and a second epitaxial feature partially embedded in the second fin and raised above a top surface of the second fin. A first depth of the first epitaxial feature embedded into the first fin is smaller than a second depth of the second epitaxial feature embedded into the second fin.Type: GrantFiled: November 26, 2019Date of Patent: December 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Fu-Tsun Tsai, Tong Jun Huang, I-Chih Chen, Chi-Cherng Jeng
-
Patent number: 11482564Abstract: A method of manufacturing an image sensing apparatus includes: forming a first substrate structure including a first region of a pixel region, the first substrate structure having a first surface and a second surface; forming a second substrate structure including a circuit region for driving the pixel region, the second substrate structure having a third surface and a fourth surface; bonding the first substrate structure to the second substrate structure, such that the first surface is connected to the third surface; forming a second region of the pixel region on the second surface; forming a first connection via, the first connection via extending from the second surface to pass through the first substrate structure; mounting semiconductor chips on the fourth surface, using a conductive bump; and separating a stack structure of the first substrate structure, the second substrate structure, and the semiconductor chips into unit image sensing apparatuses.Type: GrantFiled: July 29, 2020Date of Patent: October 25, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Sung Hyun Yoon, Doo Won Kwon, Kwan Sik Kim, In Gyu Baek, Tae Young Song
-
Patent number: 11482670Abstract: A method of fabricating a variable resistance memory device includes: forming a bottom electrode on a substrate; forming a dielectric layer on the substrate, wherein the dielectric layer has a first trench that exposes the bottom electrode; forming a variable resistance layer in the first trench; and irradiating the variable resistance layer with a laser, wherein the variable resistance layer is irradiated by the laser for a time of about 1.8 ?s to about 54 ?s.Type: GrantFiled: June 23, 2020Date of Patent: October 25, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jiho Park, Kwangmin Park, Jeonghee Park, Changyup Park, Sukhwan Chung
-
Patent number: 11469348Abstract: The invention described herein provides a method and apparatus to realize incorporation of Beryllium followed by activation to realize p-type materials of lower resistivity than is possible with Magnesium. Lower contact resistances and more effective electron confinement results from the higher hole concentrations made possible with this invention. The result is a higher efficiency GaN-based LED with higher current handling capability resulting in a brighter device of the same area.Type: GrantFiled: March 9, 2020Date of Patent: October 11, 2022Assignee: Odyssey Semiconductor, Inc.Inventors: James R. Shealy, Richard J. Brown
-
Patent number: 11450803Abstract: A resistance change element includes a first lead electrode, a resistance change layer provided on the first lead electrode, and a second lead electrode provided on the resistance change layer. The surface of the first lead electrode on the resistance change layer side includes a first region in which the resistance change layer is provided, and a second region that is a region other than the first region. In the second region, a second material having a work function that is larger than that of a first material configuring the first lead electrode is unevenly distributed.Type: GrantFiled: January 7, 2020Date of Patent: September 20, 2022Assignee: TDK CorporationInventor: Naoki Ohta
-
Patent number: 11450784Abstract: A light-emitting thyristor includes a first semiconductor layer of a P type, a second semiconductor layer of an N type arranged adjacent to the first semiconductor layer; a third semiconductor layer of the P type arranged adjacent to the second semiconductor layer; and a fourth semiconductor layer of the N type arranged adjacent to the third semiconductor layer. A part of the first semiconductor layer is an active layer adjacent to the second semiconductor layer. A dopant concentration of the active layer is higher than or equal to a dopant concentration of the third semiconductor layer. A thickness of the third semiconductor layer is thinner than a thickness of the second semiconductor layer. A dopant concentration of the second semiconductor layer is lower than the dopant concentration of the third semiconductor layer.Type: GrantFiled: June 18, 2020Date of Patent: September 20, 2022Assignee: Oki Electric Industry Co., Ltd.Inventors: Hiroto Kawada, Kenichi Tanigawa, Shinya Jyumonji, Takuma Ishikawa, Chihiro Takahashi
-
Patent number: 11444240Abstract: Methods, systems, and devices are disclosed for enhancement of spin-orbit torque. In one aspect, a magnetic device includes a magnetic tunneling junction (MTJ), including a free magnetic layer, a pinned magnetic layer and a non-magnetic junction layer between the free magnetic layer and the pinned magnetic layer, and a spin Hall effect metal layer that includes one or more insertion metal layers operable to introduce interfacial scattering of electrons flowing in the spin Hall metal layer to increase the spin current that interacts with and changes the magnetization of the free magnetic layer of the MTJ.Type: GrantFiled: March 16, 2020Date of Patent: September 13, 2022Assignee: Cornell UniversityInventors: Robert A. Buhrman, Lijun Zhu
-
Patent number: 11430824Abstract: An integrated circuit (IC) device includes a first substrate and a first structure on a front surface of the first substrate. The first structure includes a first interlayer insulating layer structure including a plurality of first conductive pad layers spaced apart from one another at different levels of the first interlayer insulating layer structure. The IC device includes a second substrate on the first substrate and a second structure on a front surface of the second substrate, which faces the front surface of the first substrate. The second structure includes a second interlayer insulating layer structure bonded to the first interlayer insulating layer structure. A through-silicon via (TSV) structure penetrates the second substrate and the second interlayer insulating layer structure. The TSV structure is in contact with at least two first conductive pad layers of the plurality of first conductive pad layers located at different levels.Type: GrantFiled: April 3, 2020Date of Patent: August 30, 2022Inventors: Sun-hyun Kim, Sang-il Jung, Byung-jun Park
-
Patent number: 11411170Abstract: A magnetoresistive memory device includes a magnetic tunnel junction including a free layer, at least two tunneling dielectric barrier layers, and at least one metallic quantum well layer. The quantum well layer leads to the resonant electron tunneling through the magnetic tunnel junction in such a way that it strongly enhances the tunneling probability for one of the magnetization states of the free layer, while this tunneling probability remains much smaller in the opposite magnetization state of the free layer. The device can be configured in a spin transfer torque device configuration, a voltage-controlled magnetic anisotropy, a voltage controlled exchange coupling device configuration, or a spin-orbit-torque device configuration.Type: GrantFiled: October 27, 2020Date of Patent: August 9, 2022Assignee: SANDISK TECHNOLOGIES LLCInventors: Alan Kalitsov, Bhagwati Prasad, Derek Stewart
-
Patent number: 11411179Abstract: A method of fabricating a variable resistance memory device that includes forming a plurality of memory cells on a substrate. Each of the plurality of memory cells in a switching device and a variable resistance pattern. A capping structure is formed that commonly covers lateral side surfaces of the plurality of memory cells. An insulating gapfill layer is formed that covers the capping structure and fills a region between adjacent memory cells of the plurality of memory cells. The forming of the capping structure includes forming a second capping layer including silicon oxide that covers the lateral side surfaces of the plurality of memory cells. At least a partial portion of the second capping layer is nitrided by performing a first decoupled plasma process to form a third capping layer that includes silicon oxynitride.Type: GrantFiled: July 20, 2020Date of Patent: August 9, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jaeho Jung, Kwangmin Park, Jonguk Kim, Dongsung Choi