Patents Examined by Hajar Kolahdouzan
-
Patent number: 11393771Abstract: A semiconductor device and a method of forming the same are provided. The semiconductor device includes a die structure including a plurality of die regions and a plurality of first seal rings. Each of the plurality of first seal rings surrounds a corresponding die region of the plurality of die regions. The semiconductor device further includes a second seal ring surrounding the plurality of first seal rings and a plurality of connectors bonded to the die structure. Each of the plurality of connectors has an elongated plan-view shape. A long axis of the elongated plan-view shape of each of the plurality of connectors is oriented toward a center of the die structure.Type: GrantFiled: February 1, 2019Date of Patent: July 19, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao Chun Liu, Ching-Wen Hsiao, Kuo-Ching Hsu, Mirng-Ji Lii
-
Patent number: 11387410Abstract: A semiconductor device includes a base structure comprising a semiconductor substrate, a first conductive structure disposed on the base structure, and extending in a first direction, the first conductive structure including lower layers, and at least one among the lower layers including carbon, and a data storage pattern disposed on the first conductive structure. The semiconductor device further includes an intermediate conductive pattern disposed on the data storage pattern, and including intermediate layers, at least one among the intermediate layers including carbon, a switching pattern disposed on the intermediate conductive pattern, and a switching upper electrode pattern disposed on the switching pattern, and including carbon. The semiconductor device further includes a second conductive structure disposed on the switching upper electrode pattern, and extending in a second direction intersecting the first direction, and a hole spacer disposed on a side surface of the data storage pattern.Type: GrantFiled: February 25, 2020Date of Patent: July 12, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeonghee Park, Kwangmin Park, Jiho Park, Gyuhwan Oh, Jungmoo Lee, Hideki Horii
-
Patent number: 11367731Abstract: A memory device is disclosed. The memory device includes: a first memory cell, including: a first transistor; a second transistor; and a first capacitor; a second memory cell, including: a third transistor; a fourth transistor; and a second capacitor; a third memory cell, including: a fifth transistor; a sixth transistor; and a third capacitor; and a fourth memory cell, including: a seventh transistor; an eighth transistor; and a fourth capacitor; wherein an electrode of the first capacitor, an electrode of the second capacitor, an electrode of the third capacitor, and an electrode of the fourth capacitor are electrically connected to a conductor. An associated manufacturing method is also disclosed.Type: GrantFiled: September 20, 2018Date of Patent: June 21, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Hau-Yan Lu, Chun-Yao Ko, Felix Ying-Kit Tsui
-
Patent number: 11335797Abstract: A semiconductor device is provided. The semiconductor device includes a channel layer disposed on a substrate, a barrier layer disposed on the channel layer, and a nitride layer disposed on the barrier layer. The semiconductor device also includes a compound semiconductor layer that includes an upper portion and a lower portion, wherein the lower portion penetrates through the nitride layer and a portion of the barrier layer. The semiconductor device also includes a spacer layer conformally disposed on a portion of the barrier layer and extending onto the nitride layer. The semiconductor device further includes a gate electrode disposed on the compound semiconductor layer, and a pair of source/drain electrodes disposed on opposite sides of the gate electrode. The pair of source/drain electrodes extends through the spacer layer, the nitride layer, and at least a portion of the barrier layer.Type: GrantFiled: April 17, 2019Date of Patent: May 17, 2022Assignee: Vanguard International Semiconductor CorporationInventors: Chih-Yen Chen, Chang-Xiang Hung
-
Patent number: 11336257Abstract: A method for manufacturing a semiconductor device includes providing a substrate having a front surface and a back surface, forming first and second through holes in the substrate, filling the first and second through holes with metals, forming a subassembly on the front surface of the substrate. The subassembly includes a first metal layer and a second metal layer insulated from the first metal layer, the first metal layer is electrically connected to the metal filled in the first through hole, the second metal layer is electrically connected to the metal filled in the second through hole, and a metal connection pad is on the substrate and surrounds the subassembly. The method also includes providing a cap assembly including a metal connection member, bonding the cap assembly to the subassembly, and thinning the back surface of the substrate to expose the first and second through holes.Type: GrantFiled: January 28, 2020Date of Patent: May 17, 2022Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Liang Liang Guo
-
Patent number: 11322684Abstract: An apparatus includes two or more electrically rotatable antennas providing a reconfigurable metasurface, each of the electrically rotatable antennas including a disk of optically tunable material. The apparatus also includes a control circuit including a plurality of switches each coupled to (i) one of a plurality of electrodes, the plurality of electrodes being arranged proximate different portions of at least one surface of each of the disks of optically tunable material and (ii) to at least one of a current source and a ground voltage. The control circuit is configured to modify states of portions of the optically tunable material in each of the disks of optically tunable material utilizing current supplied between at least two of the plurality of electrodes to adjust reflectivity of the portions of the optically tunable material to dynamically reconfigure respective antenna shape configurations of each of the electrically rotatable antennas.Type: GrantFiled: August 15, 2019Date of Patent: May 3, 2022Assignee: International Business Machines CorporationInventors: Abram L. Falk, Jessie Carrigan Rosenberg, Damon Brooks Farmer, Kafai Lai
-
Patent number: 11322536Abstract: An image sensor is disclosed. The image sensor may include a plurality of unit pixels, a color filter array provided on the plurality unit pixels, the color filter array including color filters, an anti-reflection layer disposed between the plurality of unit pixels and the color filter array, and a fence pattern including a lower portion buried in the anti-reflection layer and an upper portion separating the color filters from each other. A width of the upper portion of the fence pattern may be greater than a width of the lower portion.Type: GrantFiled: April 17, 2019Date of Patent: May 3, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hongki Kim, Donghyun Kim, Minkyung Kim, Minkwan Kim
-
Patent number: 11315964Abstract: An optical sensor includes pixels disposed in a substrate. A light collimating layer is disposed on the substrate and includes a transparent layer, a light-shielding layer, and transparent pillars. The transparent layer blanketly disposed on the substrate covers the pixels and the region between the pixels. The light-shielding layer is disposed on the transparent layer and between the transparent pillars. The transparent pillars penetrating through the light-shielding layer are correspondingly disposed on the pixels.Type: GrantFiled: February 1, 2019Date of Patent: April 26, 2022Assignee: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Hsin-Hui Lee, Han-Liang Tseng, Jiunn-Liang Yu, Kwang-Ming Lin, Yin Chen, Si-Twan Chen, Hsueh-Jung Lin, Wen-Chih Lu, Ting-Jung Lu
-
Patent number: 11309286Abstract: A stack package includes first and second sub-chip stacks stacked on a package substrate and bonding wires. The first sub-chip stack includes first and second sub-chips. The first sub-chip has a first surface on which a first common pad is disposed. The second sub-chip has a third surface on which a second common pad is disposed. The third surface is bonded to the first surface such that the second common pad is bonded to the first common pad. The second sub-chip includes a fourth surface opposite to the second common pad and a through hole extending from the fourth surface to reveal the second common pad. The bonding wire is connected to the second common pad via the through hole and electrically connects both of the first and second common pads to the package substrate.Type: GrantFiled: October 2, 2019Date of Patent: April 19, 2022Assignee: SK hynix Inc.Inventor: Nam Jae Lee
-
Patent number: 11296284Abstract: An organic light emitting display device includes: a flexible substrate having a groove that is undercut; a common layer disposed on the flexible substrate, including an organic light emitting layer, and disconnected by the groove; and a sealing member disposed on the common layer and covering the common layer. The flexible substrate includes a first substrate layer and a first barrier layer disposed on the first substrate layer. The first barrier layer protrudes with respect to the first substrate layer at the groove. The first barrier layer that protrudes has a waveform.Type: GrantFiled: April 29, 2019Date of Patent: April 5, 2022Inventors: Junghan Seo, Wooyong Sung
-
Patent number: 11264313Abstract: A semiconductor device includes a molded body and an interconnection layer. The molded body includes a semiconductor chip, at least one terminal body disposed around the semiconductor chip and a resin member provided between the semiconductor chip and the terminal body. The molded body has a first surface, a second surface opposite to the first surface and a side surface connected to the first and second surfaces. The interconnection layer is provided on the first surface of the molded body. The interconnection layer includes an interconnect electrically connecting the semiconductor chip and the terminal body. The terminal body has first and second contact surfaces. The first contact surface is exposed at the first or second surface of the molded body. The second contact surface is connected to the first contact surface and exposed at the side surface of the molded body.Type: GrantFiled: February 1, 2019Date of Patent: March 1, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Akito Shimizu, Yasuhisa Shintoku, Yoshihisa Imori, Hiroaki Kishi, Atsushi Hosokawa, Tomohiko Imada, Shinya Shimamura
-
Patent number: 11251170Abstract: A package structure including a frame structure, a die, an encapsulant, a redistribution structure, and a passive component is provided. The frame structure has a cavity. The die is disposed in the cavity. The encapsulant fills the cavity to encapsulate the die. The redistribution structure is disposed on the encapsulant, the die, and the frame structure. The redistribution structure is electrically coupled to the die. The passive component is disposed on the frame structure and electrically coupled to the redistribution structure through the frame structure. A manufacturing method of a package structure is also provided. The frame structure may provide support, reduce warpage, dissipate heat from the die, act as a shield against electromagnetic interference, and/or provide electrical connection for grounding.Type: GrantFiled: April 29, 2019Date of Patent: February 15, 2022Assignee: Powertech Technology Inc.Inventors: Shang-Yu Chang Chien, Hung-Hsin Hsu, Nan-Chun Lin
-
Patent number: 11251072Abstract: Approaches based on differential hardmasks for modulation of electrobucket sensitivity for semiconductor structure fabrication, and the resulting structures, are described. In an example, a method of fabricating an interconnect structure for an integrated circuit includes forming a hardmask layer above an inter-layer dielectric (ILD) layer formed above a substrate. A plurality of dielectric spacers is formed on the hardmask layer. The hardmask layer is patterned to form a plurality of first hardmask portions. A plurality of second hardmask portions is formed alternating with the first hardmask portions. A plurality of electrobuckets is formed on the alternating first and second hardmask portions and in openings between the plurality of dielectric spacers. Select ones of the plurality of electrobuckets are exposed to a lithographic exposure and removed to define a set of via locations.Type: GrantFiled: December 23, 2016Date of Patent: February 15, 2022Assignee: Intel CorporationInventors: Kevin L. Lin, Robert L. Bristol, James M. Blackwell, Rami Hourani, Marie Krysak
-
Patent number: 11232980Abstract: Bottom-up fill dielectric materials for semiconductor structure fabrication, and methods of fabricating bottom-up fill dielectric materials for semiconductor structure fabrication, are described. In an example, a method of fabricating a dielectric material for semiconductor structure fabrication includes forming a trench in a material layer above a substrate. A blocking layer is formed partially into the trench along upper portions of sidewalls of the trench. A dielectric layer is formed filling a bottom portion of the trench with a dielectric material up to the blocking layer. The blocking layer is removed. The forming the blocking layer, the forming the dielectric layer, and the removing the blocking layer are repeated until the trench is completely filled with the dielectric material.Type: GrantFiled: December 23, 2016Date of Patent: January 25, 2022Assignee: Intel CorporationInventors: Florian Gstrein, Rami Hourani, Gopinath Bhimarasetti, James M. Blackwell
-
Patent number: 11217722Abstract: A hybrid growth method for III-nitride tunnel junction devices uses metal-organic chemical vapor deposition (MOCVD) to grow one or more light-emitting or light-absorbing structures and ammonia-assisted or plasma-assisted molecular beam epitaxy (MBE) to grow one or more tunnel junctions. Unlike p-type gallium nitride (p-GaN) grown by MOCVD, p-GaN grown by MBE is conductive as grown, which allows for its use in a tunnel junction. Moreover, the doping limits of MBE materials are higher than MOCVD materials. The tunnel junctions can be used to incorporate multiple active regions into a single device. In addition, n-type GaN (n-GaN) can be used as a current spreading layer on both sides of the device, eliminating the need for a transparent conductive oxide (TCO) layer or a silver (Au) mirror.Type: GrantFiled: July 11, 2016Date of Patent: January 4, 2022Assignee: THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventors: Erin C. Young, Benjamin P. Yonkee, John T. Leonard, Tal Margalith, James S. Speck, Steven P. DenBaars, Shuji Nakamura
-
Patent number: 11171237Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to middle of line gate structures and methods of manufacture. The structure includes: a plurality of adjacent gate structures; a bridged gate structure composed of a plurality of the adjacent gate structures; source and drain regions adjacent to the bridged gate structure and comprising source and drain metallization features; and contacts to the bridged gate structure and the source and drain metallization features.Type: GrantFiled: April 17, 2019Date of Patent: November 9, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Yanping Shen, Halting Wang, Hui Zang, Jiehui Shu
-
Patent number: 11171316Abstract: The present disclosure provides a display substrate, a method for preparing the same, and a display device. The method includes: providing a base substrate including a display region and at least one inner non-display region located inside the display region, with the inner non-display region including an opening region located in the middle of the inner non-display region and a reserved region located around the opening region; forming a mask pattern in the inner non-display region; forming at least one evaporation material layer on the base substrate, with the evaporation material layer being divided by the mask pattern into a first portion of the evaporation material layer formed on the mask pattern and a second portion of the evaporation material formed on other regions; processing the mask pattern; and forming a thin-film encapsulation layer on the base substrate.Type: GrantFiled: May 8, 2019Date of Patent: November 9, 2021Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Ziyu Zhang
-
Patent number: 11152247Abstract: A semiconductor device is provided in which a zener diode having a desired breakdown voltage and a capacitor in which voltage dependence of capacitance is reduced are mounted together, and various circuits are realized. The semiconductor device includes: a semiconductor layer; a first conductivity type well that is arranged in a first region of the semiconductor layer; a first conductivity type first impurity diffusion region that is arranged in the well; a first conductivity type second impurity diffusion region that is arranged in a second region of the semiconductor layer; an insulating film that is arranged on the second impurity diffusion region; an electrode that is arranged on the insulating film; and a second conductivity type third impurity diffusion region that is arranged at least on the first impurity diffusion region.Type: GrantFiled: June 19, 2020Date of Patent: October 19, 2021Assignee: SEIKO EPSON CORPORATIONInventors: Kazunobu Kuwazawa, Shigeyuki Sakuma, Hiroaki Nitta, Mitsuo Sekisawa, Takehiro Endo
-
Patent number: 11145751Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure includes a gate structure, a source/drain structure, a dielectric layer, a contact plug. The gate structure is positioned over a fin structure. The source/drain structure is positioned in the fin structure and adjacent to the gate structure. The dielectric layer is positioned over the gate structure and the source/drain structure. The contact plug is positioned passing through the dielectric layer. The contact plug includes a first metal compound including one of group III elements, group IV elements, group V elements or a combination thereof.Type: GrantFiled: March 29, 2018Date of Patent: October 12, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-Ju Chen, Su-Hao Liu, Chun-Hao Kung, Liang-Yin Chen, Huicheng Chang, Kei-Wei Chen, Hui-Chi Huang, Kao-Feng Liao, Chih-Hung Chen, Jie-Huang Huang, Lun-Kuang Tan, Wei-Ming You
-
Patent number: 11133243Abstract: An electronic device including: a semiconductor device including plural terminals input with voltages having a same potential; and a wiring board including a mounting region at which the semiconductor device is mounted, wherein the wiring board includes a board wiring line formed on the wiring board from a connection portion at which one terminal of the plural terminals is connected, via an inside of the mounting region, to a connection portion at which another terminal of the plural terminals is connected.Type: GrantFiled: April 19, 2019Date of Patent: September 28, 2021Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventor: Koya Shimazaki