Patents Examined by Hsin-Yi Hsieh
-
Patent number: 11004882Abstract: A minute transistor is provided. A transistor with low parasitic capacitance is provided. A transistor having high frequency characteristics is provided. A semiconductor device including the transistor is provided. A semiconductor device includes a first opening, a second opening, and a third opening which are formed by performing first etching and second etching. By the first etching, the first insulator is etched for forming the first opening, the second opening, and the third opening. By the second etching, the first metal oxide, the second insulator, the third insulator, the fourth insulator, the second metal oxide, and the fifth insulator are etched for forming the first opening; the first metal oxide, the second insulator, and the third insulator are etched for forming the second opening; and the first metal oxide is etched for forming the third opening.Type: GrantFiled: October 3, 2019Date of Patent: May 11, 2021Inventors: Motomu Kurata, Ryota Hodo, Yuta Iida
-
Patent number: 10998330Abstract: A {111} plane of a substrate having a silicon crystal structure meets a top surface of the substrate to form an interconnection line on the top surface. A first stacked structure and a second stacked structure is formed on the substrate. Each of the first and the second stacked structures includes gate electrodes stacked on the substrate. A transistor is disposed on the substrate and positioned between the first stacked structure and the second stacked structure. The transistor includes a gate electrode extending in a first direction, a source region and a drain region. The source and the drain regions are disposed at both sides of the gate electrode in a second direction crossing the first direction. The interconnection line is extended at an angle with respect to the second direction.Type: GrantFiled: March 31, 2017Date of Patent: May 4, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyunmog Park, Daewoong Kang, Chadong Yeo, Jaehoon Jang, Joongshik Shin
-
Patent number: 10985260Abstract: A method for forming self-aligned contacts includes patterning a mask between fin regions of a semiconductor device, etching a cut region through a first dielectric layer between the fin regions down to a substrate and filling the cut region with a first material, which is selectively etchable relative to the first dielectric layer. The first dielectric layer is isotropically etched to reveal source and drain regions in the fin regions to form trenches in the first material where the source and drain regions are accessible. The isotropic etching is super selective to remove the first dielectric layer relative to the first material and relative to gate structures disposed between the source and drain regions. Metal is deposited in the trenches to form silicide contacts to the source and drain regions.Type: GrantFiled: December 19, 2017Date of Patent: April 20, 2021Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andrew M. Greene, Balasubramanian Pranatharthiharan, Ruilong Xie
-
Patent number: 10985137Abstract: A semiconductor device, and a method of forming the device, are provided. The semiconductor device includes a first die having a first plurality of contact pads and a second die having a second plurality of contact pads. A substrate is bonded to a first contact pad of the first plurality of contact pads and a first contact pad of the second plurality of contact pads in a face-to-face orientation with the first die and the second die. A first through via extends through the substrate. Molding material is interposed between the first die, the second die and the substrate, the molding material extending along sidewalls of the first die, the second die, and the substrate. A second through via is positioned over a second contact pad of the first plurality of contact pads, the second through via extending through the molding material.Type: GrantFiled: December 21, 2018Date of Patent: April 20, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Ming Chen, Hsien-Pin Hu, Shang-Yun Hou, Wen Hsin Wei
-
Patent number: 10978613Abstract: A-light-emitting device which realizes a high aperture ratio and in which the quality of image is little affected by the variation in the characteristics of TFTs. The channel length of the driving TFTs is selected to be very larger than the channel width of the driving TFTs to improve current characteristics in the saturated region, and a high VGS is applied to the driving TFTs to obtain a desired drain current. Therefore, the drain currents of the driving TFTs are little affected by the variation in the threshold voltage. In laying out the pixels, further, wiring is arranged under the partitioning wall and the driving TFTs are arranged under the wiring in order to avoid a decrease in the aperture ratio despite of an increase in the size of the driving TFT.Type: GrantFiled: August 9, 2017Date of Patent: April 13, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mitsuaki Osame, Aya Anzai, Jun Koyama, Makoto Udagawa, Masahiko Hayakawa, Shunpei Yamazaki
-
Patent number: 10964667Abstract: A semiconductor device, and a method of forming the device, are provided. The semiconductor device includes a first die having a first plurality of contact pads and a second die having a second plurality of contact pads. A substrate is bonded to a first contact pad of the first plurality of contact pads and a first contact pad of the second plurality of contact pads in a face-to-face orientation with the first die and the second die. A first through via extends through the substrate. Molding material is interposed between the first die, the second die and the substrate, the molding material extending along sidewalls of the first die, the second die, and the substrate. A second through via is positioned over a second contact pad of the first plurality of contact pads, the second through via extending through the molding material.Type: GrantFiled: September 12, 2019Date of Patent: March 30, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Ming Chen, Hsien-Pin Hu, Shang-Yun Hou, Wen-Hsin Wei
-
Patent number: 10957594Abstract: A manufacturing method of a semiconductor chip is provided. The method includes: forming a first metal pattern over a substrate and within a chip region and a scribe line region of the substrate, wherein the chip region is surrounded by the scribe line region; forming a metal material layer on the first metal pattern; patterning the metal material layer to remove substantially all portions of the metal material layer within the scribe line region and a portion of the metal material layer within the chip region, so as to form a second metal pattern within the chip region; forming a third metal pattern, wherein the second metal pattern within the chip region is covered by the third metal pattern, and the third metal pattern is located over the first metal pattern within the scribe line region; and performing singulation along the scribe line region, to form the semiconductor chip.Type: GrantFiled: October 5, 2018Date of Patent: March 23, 2021Assignee: Winbond Electronics Corp.Inventors: Cheng-Hong Wei, Hung-Sheng Chen
-
Patent number: 10943897Abstract: A method (of forming an integrated circuit) includes: forming a first diode on a first substrate of two or more stacked substrates, the first substrate having a first predetermined doping type; forming a second diode on a second substrate of the two or more stacked substrates, the second substrate being formed on the first substrate, and the second substrate having the first predetermined doping type; and forming conductive paths electrically connecting the first diode 3A and the second diode between a circuit and a first common ground rail, the first diode and the second diode being connected in parallel and having opposite polarities.Type: GrantFiled: July 31, 2018Date of Patent: March 9, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wei Yu Ma, Chia-Hui Chen, Kuo-Ji Chen
-
Patent number: 10930691Abstract: There is provided a method of manufacturing an imaging device including a plurality of imaging elements in an imaging area, where each imaging element includes a photoelectric conversion unit in a substrate and a wire grid polarizer arranged at a light-incident side of the photoelectric conversion unit. The method generally includes forming the wire grid polarizer that includes a plurality of stacked strip-shaped portions, where each of the plurality of stacked strip-shaped portions includes a portion of a light-reflecting layer and a portion of a light-absorbing layer. The light-reflecting layer may include a first electrical conducting material that is electrically connected to at least one of the substrate or the photoelectric conversion unit. The light-absorbing layer may include a second electrical conducting material, where at least a portion of the light-absorbing layer is in contact with the light-reflecting layer.Type: GrantFiled: September 30, 2016Date of Patent: February 23, 2021Assignee: Sony Semiconductor Solutions CorporationInventors: Tomohiro Yamazaki, Yasushi Maruyama
-
Patent number: 10916471Abstract: A method for fabricating a semiconductor device includes depositing a sacrificial liner in self-aligned contact openings in first and second regions. The openings are filled with a sacrificial material. The second region is blocked with a first mask to remove the sacrificial material from the first region. The first mask is removed from the second region, and the sacrificial liner is removed from the first region. A first liner is formed in the openings of the first region, and first contacts are formed in the first region on the first liner. The first region is blocked with a second mask to remove the sacrificial material from the second region. The second mask is removed from the first region, and the sacrificial liner is removed from the second region. A second liner is formed in the openings of the second region, and second contacts are formed in the second region.Type: GrantFiled: October 31, 2019Date of Patent: February 9, 2021Inventors: Praneet Adusumilli, Veeraraghavan S. Basker, Zuoguang Liu, Tenko Yamashita, Chun-Chen Yeh
-
Patent number: 10908302Abstract: On the front side of an n-type semiconductor substrate, p-type regions are two-dimensionally arranged in an array. A high-concentration n-type region and a p-type region are disposed between the p-type regions adjacent each other. The high-concentration n-type region is formed by diffusing an n-type impurity from the front side of the substrate so as to surround the p-type region as seen from the front side. The p-type region is formed by diffusing a p-type impurity from the front side of the substrate so as to surround the p-type region and high-concentration n-type region as seen from the front side. Formed on the front side of the n-type semiconductor substrate are an electrode electrically connected to the p-type region and an electrode electrically connected to the high-concentration n-type region and the p-type region.Type: GrantFiled: July 25, 2016Date of Patent: February 2, 2021Assignee: HAMAMATSU PHOTONICS K.K.Inventor: Tatsumi Yamanaka
-
Patent number: 10903421Abstract: A method for manufacturing a semiconductor memory device includes forming a bottom electrode on a bottom contact layer, and forming a dielectric layer covering sides of the bottom electrode. In the method, a switching element layer is deposited on the dielectric layer and the bottom electrode, a top electrode layer is deposited on the switching element layer, and a hardmask layer is deposited on the top electrode layer. The switching element, top electrode and hardmask layers are patterned into a pillar on the bottom electrode. The method further includes forming a spacer layer on the dielectric layer on sides of the pillar, and forming a metal layer on the dielectric layer adjacent the spacer layer and around the pillar.Type: GrantFiled: October 1, 2018Date of Patent: January 26, 2021Assignee: International Business Machines CorporationInventors: Dexin Kong, Juntao Li, Takashi Ando, Kangguo Cheng
-
Patent number: 10892267Abstract: A contact via structure vertically extending through an alternating stack of insulating layers and electrically conductive layers is provided in a staircase region having stepped surfaces. The contact via structure is electrically isolated from each electrically conductive layer of the alternating stack except for an electrically conductive layer that directly underlies a horizontal interface of the stepped surfaces. A laterally-protruding portion of the contact via structure contacts an annular top surface of the electrically conductive layer. The electrical isolation can be provided by a ribbed insulating spacer that includes laterally-protruding annular rib regions at levels of the insulating layers, or can be provided by annular insulating spacers located at levels of the electrically conductive layers. The contact via structure can contact a top surface of an underlying metal interconnect structure that overlies a substrate to provide an electrically conductive path.Type: GrantFiled: April 11, 2018Date of Patent: January 12, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Mitsuteru Mushiga, Kenji Sugiura, Hisakazu Otoi, Shigehisa Inoue, Yuki Fukuda
-
Patent number: 10886436Abstract: A light-emitting device may include a light-emitting structure, a first electrode formed on the first conductive semiconductor layer, and a second electrode formed on the second conductive semiconductor layer. The first electrode may include a first pad, and a first branch coupled to the first pad and extending in a longitudinal direction. The second electrode may include a second pad, and a third branch and a fourth branch that are connected to the second pad and extend from the second pad.Type: GrantFiled: May 16, 2011Date of Patent: January 5, 2021Assignee: LG INNOTEK CO., LTD.Inventors: MinGyu Na, SungKyoon Kim, SungHo Choo, WooSik Lim
-
Patent number: 10886196Abstract: Semiconductor devices having a conductive via and methods of forming the same are described herein. As an example, a semiconductor devices may include a conductive via formed in a substrate material, a barrier material, a first dielectric material on the barrier material, a coupling material formed on the substrate material and on at least a portion of the dielectric material, a second dielectric material formed on the coupling material, and an interconnect formed on the conductive via.Type: GrantFiled: April 1, 2019Date of Patent: January 5, 2021Assignee: Micron Technology, Inc.Inventor: Jaspreet S. Gandhi
-
Patent number: 10879322Abstract: A pixel definition layer is provided. The pixel definition layer includes: a base definition layer having a plurality of openings for defining pixel regions, and a first definition leer arranged on a side surface of at least one of the openings of the base definition layer, and a hydrophilic property of the base definition layer is different from a hydrophilic property of the first definition layer.Type: GrantFiled: November 24, 2017Date of Patent: December 29, 2020Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Wenjun Hou
-
Patent number: 10872885Abstract: An integrated circuit package and a method of forming the same are provided. A method includes attaching a first side of an integrated circuit die to a carrier. An encapsulant is formed over and around the integrated circuit die. The encapsulant is patterned to form a first opening laterally spaced apart from the integrated circuit die and a second opening over the integrated circuit die. The first opening extends through the encapsulant. The second opening exposes a second side of the integrated circuit die. The first side of the integrated circuit die is opposite the second side of the integrated circuit die. A conductive material is simultaneously deposited in the first opening and the second opening.Type: GrantFiled: April 6, 2018Date of Patent: December 22, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Wen Wu, Hung-Jui Kuo, Ming-Che Ho
-
Patent number: 10861710Abstract: A semiconductor device and method of making a conductive connector is provided. In an embodiment an opening is formed within a photoresist by adjusting the center point of an in-focus area during the exposure process. Once the photoresist has been developed to form an opening, an after development baking process is utilized to reshape the opening. Once reshaped, a conductive material is formed into the opening to take on the shape of the opening.Type: GrantFiled: October 1, 2018Date of Patent: December 8, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Jui Kuo, Ming-Tan Lee, Chen-Cheng Kuo, De-Yuan Lu
-
Patent number: 10854615Abstract: A semiconductor device includes a layer having a semiconductive material. The layer includes an outwardly-protruding fin structure. An isolation structure is disposed over the layer but not over the fin structure. A first spacer and a second spacer are each disposed over the isolation structure and on sidewalls of the fin structure. The first spacer is disposed on a first sidewall of the fin structure. The second spacer is disposed on a second sidewall of the fin structure opposite the first sidewall. The second spacer is substantially taller than the first spacer. An epi-layer is grown on the fin structure. The epi-layer protrudes laterally. A lateral protrusion of the epi-layer is asymmetrical with respect to the first side and the second side.Type: GrantFiled: March 30, 2018Date of Patent: December 1, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chun Po Chang, Chen-Ming Lee, Fu-Kai Yang, Mei-Yun Wang, Wei-Yang Lee, Tzu-Hsiang Hsu
-
Patent number: 10854774Abstract: A lift-off method transfers onto a transfer substrate an optical device layer of an optical device wafer in which the optical device layer is formed over a front surface of an epitaxy substrate through a GaN buffer layer. The lift-off method includes: bonding the transfer substrate onto a front surface of the optical device layer through a bonding layer to form a composite substrate; applying a pulsed laser beam of such a wavelength as to be transferred through the epitaxy substrate constituting the composite substrate but to be absorbed in the buffer layer from a back surface side of the epitaxy substrate, to break the buffer layer; and peeling the optical device layer from the epitaxy substrate and transferring the optical device layer onto the transfer substrate, after the buffer layer breaking step is performed.Type: GrantFiled: October 12, 2018Date of Patent: December 1, 2020Assignee: DISCO CORPORATIONInventors: Tasuku Koyanagi, Hiroki Takeuchi