Patents Examined by Lam T. Mai
-
Patent number: 11563439Abstract: Digital to analog converter generates an analog output corresponding to a digital input by controlling DAC cells using bits of the digital input. The DAC cells individually make a contribution to the analog output. Due to process, voltage, and temperature variations, the DAC cells may have duty cycle error or mismatches. To compensate for the duty cycle error of a DAC cell, a small amount of charge is injected into a low-impedance node of a DAC cell when the data signal driving the DAC cell transitions, or changes state. The small amount of charge is generated using a capacitive T-network, and the polarity of the charge injected is opposite of the error charge caused by duty cycle error. The opposite amount of charge thus compensates or cancels out the duty cycle error, and duty cycle error present at the output of the DAC cell is reduced.Type: GrantFiled: March 26, 2021Date of Patent: January 24, 2023Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANYInventors: Jialin Zhao, Gil Engel, Yunzhi Dong
-
Patent number: 11563444Abstract: A technique for generating analog waveforms includes combining a desired, in-band signal with a randomizing, out-of-band signal at an input of a DAC, operating the DAC to generate DAC output based on a combination of the desired signal and the randomizing signal, and filtering the DAC output to pass the desired signal while removing the randomizing signal.Type: GrantFiled: September 9, 2021Date of Patent: January 24, 2023Assignee: Textron Systems CorporationInventor: James Joseph Jaklitsch
-
Patent number: 11551089Abstract: A processing device for executing a machine learning neural network operation includes memory and a processor. The processor is configured to receive input data at a layer of the machine learning neural network operation, receive a plurality of sorted filters to be applied to the input data, apply the plurality of sorted filters to the input data to produce a plurality of different feature maps, compress the plurality of different feature maps according to a sparsity of the feature maps and store the plurality of different feature maps in the memory.Type: GrantFiled: March 31, 2020Date of Patent: January 10, 2023Assignee: ATI Technologies ULCInventors: Mehdi Saeedi, Arash Hariri, Gabor Sines
-
Patent number: 11552645Abstract: The present invention provides a fractional-N frequency synthesizer comprising a divider controller comprising a multistage noise Shaping (MASH) digital delta-sigma modulator comprising L error feedback modulator (EFM) stages, wherein the jth EFM stage is configured to receive as an input the sum of the error of the preceding EFM stage and a high amplitude dither signal derived from the error of the kth EFM stage, where 1?j?k?L.Type: GrantFiled: June 16, 2021Date of Patent: January 10, 2023Assignee: University College DublinInventors: Dawei Mai, Michael Peter Kennedy
-
Patent number: 11545992Abstract: The present description relates to a comparator (2) comprising a ring of gates (110A, 110B, 110A?, 110B?, 106, 108) in series, wherein: each gate implements an inverting function between a first input (100) and an output (102) of the gate; at least one (110A?, 110B?) gate is controllable and is associated with another gate; each controllable gate (110A?, 110B?) comprises a control input (116) coupled with the output (102) of said associated gate, and prevents switching of its output (102) to a high state if its control input (116) is in the high state, and to a low state otherwise; and the control input (116) of each controllable gate (110A?, 110B?) receives the output (102) of said associated gate if an even number of gates separates these two gates, and receives the complement of said output if not.Type: GrantFiled: October 12, 2021Date of Patent: January 3, 2023Assignee: Commissariat à l'Energie Atomique et aux Energies AlternativesInventor: Arnaud Verdant
-
Patent number: 11536818Abstract: Aspects of the technology described herein related to an ultrasound processing unit (UPU) including gray-coding circuitry configured to convert standard binary-coded digital ultrasound signals to gray-coded digital ultrasound signals and gray-decoding circuitry coupled to the gray-coding circuitry and configured to convert the gray-coded digital ultrasound signals to standard binary-coded digital ultrasound signals. The UPU may include an analog portion, a digital portion, and a data bus configured to route the gray-coded digital ultrasound signals from the analog portion to the digital portion subsequent to converting the standard binary-coded digital ultrasound signals to the gray-coded digital ultrasound signals. The analog portion may include multiple analog front-ends (AFEs), the gray-coding circuitry, and an analog-to-digital converter. The digital portion may include the gray-decoding circuitry. A data bus from one AFE may pass over another AFE.Type: GrantFiled: June 24, 2020Date of Patent: December 27, 2022Assignee: BFLY OPERATIONS, INC.Inventors: Jungwook Yang, Daniel Rea McMahill, Kailiang Chen, Nevada J. Sanchez
-
Patent number: 11539134Abstract: A capacitor circuit includes a first capacitor bank and a second capacitor bank. The first capacitor bank includes p switch-capacitor circuits connected to each other in parallel, where p is a natural number of 2 or more, wherein at least two switch-capacitor circuits among the p switch-capacitor circuits have mutually different capacitance values based on a first weight. The second capacitor bank includes q switch-capacitor circuits connected to each other in parallel, where q is a natural number greater than p, wherein at least two of the q switch-capacitor circuits have mutually different capacitance values based on a second weight different from the first weight.Type: GrantFiled: November 24, 2020Date of Patent: December 27, 2022Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Hyun Paek, Wonsun Hwang, Youngsik Hur, Yoosam Na
-
Patent number: 11539377Abstract: A data transmission method for transmitting a data signal using four data signal levels during a unit interval and transmitting a data bus inversion (DBI) signal using two DBI signal levels during the unit interval, the method including: receiving n (n is a natural number) data, each of the n data including a first bit and a second bit; counting the number of data in which the first bit and the second bit have the same value among the n data; in response to the counting result being less than or equal to a predetermined number, transmitting the n data using the four data signal levels, together with a DBI signal having a first DBI signal level; and in response to the counting result being greater than the predetermined number, transmitting data, which is obtained by changing a value of either of the first bit and the second bit of the n data, using the four data signal levels, together with a DBI signal having a second DBI signal level different from the first DBI signal level.Type: GrantFiled: August 30, 2021Date of Patent: December 27, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byung-Suk Woo, Chang Kyu Seol, Su Cheol Lee
-
Patent number: 11533061Abstract: A circuitry for an incremental delta-sigma modulator includes at least an incremental delta-sigma modulator and a sample-and-hold element, the sample-and-hold element being arranged in front of the incremental delta-sigma modulator and providing an input voltage for the incremental delta-sigma modulator in the charged state, wherein the sample-and-hold element includes a capacitor for charging the input voltage for the incremental delta-sigma modulator, wherein a first switch is arranged in front of the capacitor, and a second switch is arranged behind the capacitor, wherein the first switch is open when the second switch is closed so as to provide, at the incremental delta-sigma modulator, an input voltage decreasing in amount, in particular a decaying input voltage, or wherein the second switch is open when the first switch is closed so as to charge the capacitor of the sample-and-hold element. In addition, a method of operating a circuitry for an incremental delta-sigma modulator is proposed.Type: GrantFiled: June 4, 2021Date of Patent: December 20, 2022Inventors: Michael Maurer, Markus Kuderer, Armin Taschwer
-
Patent number: 11527818Abstract: A one-hand mounting system for fixing an antenna module to a vehicle. The mounting system includes a slidable lever, which is configured to perform a translational movement, and a rotatable locking device, which is engaged with the slidable lever to transform the translational movement of the slidable lever to a rotational movement of the rotatable locking device, thereby fixing or releasing the antenna module to or from the vehicle.Type: GrantFiled: September 11, 2019Date of Patent: December 13, 2022Inventor: Cristian Plugaru
-
Patent number: 11521125Abstract: An autoregressor that compresses input data for a specific purpose. Input data is compressed using a compression/decompression framework and by accounting for a purpose of a prediction model. The compression aspect of the framework is distributed and the decompression aspect of the framework may be centralized. The compression/decompression framework and a machine learning prediction model can be centrally trained. The compressor is distributed to nodes such that the input data can be compressed and transmitted to a central node. The model and the compression/decompression framework are continually trained on new data. This allows for lossy compression and higher compression rates while maintaining low prediction error rates.Type: GrantFiled: January 29, 2020Date of Patent: December 6, 2022Assignee: EMC IP HOLDING COMPANY LLCInventors: Paulo Abelha Ferreira, Pablo Nascimento da Silva, Adriana Bechara Prado
-
Patent number: 11522557Abstract: A digital conversion system including a sigma-delta converter, a tone generator that generates injects a tone signal into the conversion path of the sigma-delta converter at a frequency that is outside operating signal frequency range, a tone detector that isolates and detects a level of the injected tone signal and provides a corresponding tone level value, a tone ratio comparator that converts the tone level value into a tone level ratio and that compares the converted tone level ratio with an expected tone level ratio to provide an error signal, and a loop controller that converts the error signal to a correction signal to adjust a loop filter frequency the sigma-delta converter. Tones may be serially injected one at a time or simultaneously in parallel for determining a measured tone level ratio for comparison with a corresponding one of multiple stored expected tone level ratios.Type: GrantFiled: July 29, 2021Date of Patent: December 6, 2022Assignee: NXP B.V.Inventors: Robert Rutten, Martin Kessel, Hendrik van der Ploeg, Lucien Johannes Breems, Muhammed Bolatkale, Evert-Jan Pol, Manfred Zupke, Bernard Burdiek, Johannes Hubertus Antonius Brekelmans, Shagun Bajoria
-
Patent number: 11515883Abstract: An integrated circuit includes a set of N unit analog-to-digital converters (ADCs) having a common architecture, and which provide an aggregate data rate. Moreover, the integrated circuit includes control logic that selects subsets of the set of N unit ADCs in order to realize sub-ADCs of different data rates that can each be an arbitrary integer multiple of an inverse of N times the aggregate data rate of the N unit ADCs. Furthermore, the control logic may dynamically select the subsets on the fly or on a frame-by-frame basis. This dynamically selection may occur at boot time and/or a runtime. Additionally, the given different data rate may correspond to one or more phases of a multi-phase clock in the integrated circuit, where the multiphase clock may include a number of phases corresponding to a number of possible subsets, and given selected subsets may not use all of the available phases.Type: GrantFiled: May 17, 2021Date of Patent: November 29, 2022Assignee: AyDeeKay LLCInventors: Setu Mohta, Christopher A. Menkus, David Kang
-
Patent number: 11509327Abstract: Systems and methods for a power-efficient 3-level digital-to-analog converter. A converter cell using a current starving technique keeps a portion of the converter cell turned on in a low power mode, as opposed to completely turning off current in selected modes. A conversion system keeps a first set of converters active while allowing a second set of converters to be powered down. Systems and methods presented save power and allow for efficient reactivation of converters.Type: GrantFiled: August 6, 2021Date of Patent: November 22, 2022Assignee: Analog Devices, Inc.Inventors: Preston S. Birdsong, Abhishek Bandyopadhyay, Adam R. Spirer
-
Patent number: 11509323Abstract: A circuit includes an amplifier having first and second inputs and an output, and a feedback circuit configured to generate a feedback voltage in response to a voltage at the output of the amplifier. The feedback circuit is coupled to the first input of the amplifier to provide the feedback voltage to the first input of the amplifier. An output circuit is configured to generate a variable bias current in response to the voltage at the output of the amplifier. A switch circuit is configured to switch the second input of the amplifier from receiving a first reference voltage during a first mode of operation to receiving a second reference voltage during a second mode of operation.Type: GrantFiled: April 30, 2021Date of Patent: November 22, 2022Assignee: STMicroelectronics International N.V.Inventors: Anand Kumar, Ramji Gupta
-
Patent number: 11509321Abstract: The present invention provides a receiving circuit, wherein the receiving circuit includes a first ADC, an attenuator, a second ADC, a harmonic generation circuit and an output circuit. In the operations of the receiving circuit, the first ADC performs an analog-to-digital operation on an analog input signal to generate a first digital output signal, the attenuator reduces strength of the analog input signal to generate an attenuated analog input signal, the second ADC performs the analog-to-digital operation on the attenuated analog input signal to generate a second digital input signal, the harmonic generation circuit generates at least one harmonic signal according to the second digital input signal, and the output circuit deletes a harmonic component of the first digital input signal by using the at least one harmonic signal to generate an output signal.Type: GrantFiled: December 17, 2020Date of Patent: November 22, 2022Assignee: Realtek Semiconductor Corp.Inventors: Chung-Chieh Cheng, Yi-Chang Tu
-
Patent number: 11509035Abstract: An illustrative example embodiment of an antenna device includes a substrate, a plurality of antenna elements supported on the substrate, an integrated circuit supported on one side of the substrate, and a metallic waveguide antenna situated against the substrate. The metallic waveguide antenna includes a heat dissipation portion in a thermally conductive relationship with the integrated circuit. The heat dissipation portion is configured to reduce a temperature of the integrated circuit.Type: GrantFiled: July 14, 2021Date of Patent: November 22, 2022Assignee: APTIV TECHNOLOGIES LIMITEDInventors: Scott D. Brandenburg, David W. Zimmerman, Shawn Shi
-
Patent number: 11509320Abstract: A signal converting apparatus includes a comparing device, a first digital-slope quantizer, and a second digital-slope quantizer. The comparing device having a first input terminal and a second input terminal for receiving a first received signal and a second received signal, and for generating an output signal at an output port. The first digital-slope quantizer generates a first set of digital signals to monotonically adjust the first received signal and the second received signal at the first input terminal and the second input terminal during a first phase according to a first quantization unit. The second digital-slope quantizer generates a second set of digital signals to monotonically adjust the first received signal and the second received signal at the first input terminal and the second input terminal during a second phase after the first phase according to a second quantization unit.Type: GrantFiled: September 30, 2021Date of Patent: November 22, 2022Assignee: TRON FUTURE TECH INC.Inventors: Yu-Jiu Wang, Chun-Chieh Peng, Ta-Shun Chu
-
Patent number: 11502695Abstract: Described herein are apparatus and methods for a high bandwidth under-sampled successive approximation register (SAR) analog to digital converter (ADC) (SAR ADC) with non-linearity minimization. A method includes sampling, by a sampling switch triggered by a sampling clock in the SAR ADC, an input signal, determining, by a comparator in the SAR ADC, a value for a bit based on comparing the sampled input signal to a reference signal provided by a reference digital-to-analog (DAC) in the SAR ADC, wherein the input signal and the reference signal propagate through substantially similar input paths, resampling, by the sampling switch, the input signal for each successive bit, determining, by the comparator, a value for each successive bit based on comparing the resampled input signal and a reference signal for each successive bit, and outputting, by a digital controller, a digital result after determining a value for a last bit by the comparator.Type: GrantFiled: March 29, 2021Date of Patent: November 15, 2022Assignee: Ciena CorporationInventors: Junxian Weng, Christopher Kurowski, Sadok Aouini, Naim Ben-Hamida
-
Patent number: 11502400Abstract: Disclosed are embodiments of a microelectronics package that includes: first and second substrates (each having first and second sides); a chip; and a multi-element antenna connected to the chip. The chip is mounted on the first side of the first substrate. A first antenna element of the antenna is on the second side of the first substrate and electrically connected to the chip. The first side of the second substrate is adhered to the second side of the first substrate (i.e., covering the first antenna element). A second antenna element of the antenna is on the second side of the second substrate overlaying the first antenna element and physically separated therefrom by at least one ultra-low-K dielectric region within the first side of the second substrate and/or the second side of the first substrate. Optionally, the package includes multiple chips and/or multiple antennas. Also disclosed are associated method embodiments.Type: GrantFiled: May 13, 2021Date of Patent: November 15, 2022Assignee: GlobalFoundries U.S. Inc.Inventors: Selaka B. Bulumulla, Koushik Ramachandran, Benjamin V. Fasano