Patents Examined by Ly D Pham
-
Patent number: 11968907Abstract: A magnetoresistive memory cell includes a first electrode, a second electrode that is spaced from the first electrode, a magnetic tunnel junction layer stack located between the first electrode and the second electrode, the magnetic tunnel junction layer stack containing, from one side to another, a reference layer having a fixed reference magnetization direction, a tunnel barrier layer comprising a dielectric material, and a free layer, and an asymmetric magnetoresistance layer located between the magnetic tunnel junction layer stack and one of the first electrode and the second electrode.Type: GrantFiled: July 5, 2022Date of Patent: April 23, 2024Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Goran Mihajlovic, Lei Wan
-
Patent number: 11961579Abstract: Bit line noise suppression and related apparatuses, methods, and computing systems are disclosed. An apparatus includes a complementary metal-oxide-semiconductor (CMOS) wafer and a memory cell wafer. The CMOS wafer includes CMOS wafer contact pads and sense amplifier circuitry electrically connected to some of the CMOS wafer contact pads. The memory cell wafer includes memory cell wafer contact pads and bit lines electrically connected to some of the memory cell wafer contact pads. The bit lines include primary bit lines and secondary bit lines. Each of the secondary bit lines extends in parallel proximate to a corresponding one of the primary bit lines. A cross intersection of a first primary bit line with a first secondary bit line located proximate to a parity intersection of a second primary bit line with a second secondary bit line. The first primary bit line is adjacent to the second primary bit line.Type: GrantFiled: May 18, 2022Date of Patent: April 16, 2024Assignee: Micron Technology, Inc.Inventor: Mitsunari Sukekawa
-
Patent number: 11961562Abstract: A memory device includes an array of memory cells in a plurality of memory strings and arranged in a plurality of rows of memory cells. The memory device also includes a plurality of word lines respectively coupled to the plurality of rows of memory cells, and a peripheral circuit coupled to the plurality of word lines and configured to perform a read operation on a selected row of memory cells of the plurality of rows of memory cells. The selected row of memory cells is coupled to a selected word line, wherein the peripheral circuit is configured to apply a word line voltage on each of the plurality of word lines and determine a highest threshold voltage of the plurality of rows of memory cells based on a change of a word line capacitance loading in response to the word line voltage.Type: GrantFiled: January 25, 2022Date of Patent: April 16, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Xiaojiang Guo
-
Patent number: 11954355Abstract: A system and method for bidirectionally based electrical information storage, processing and communication. Bidirectional memory (tristate) offers the capability to store and interpret multiple bits (Shannon's) of information per memory cell, for structures such as dynamic random-access memory (DRAM), and read-only memory (ROM), and communication circuits, for operation, rather than traditional memory able to store a single “bit” (Shannon) of information per cell. Where, instead of traditional memory cells capable of two possible states (binary digit) and a single defined bit (1 Shannon), bidirectional memory is capable of three states (tristate), where the third information representing state can be a specifically defined state capable of representing multiple bits (multiple Shannon's) for each individual cell, which may be defined to represent a specific sequence of bits (sequence of Shannon's).Type: GrantFiled: January 17, 2020Date of Patent: April 9, 2024Assignee: Atlas Power Technologies Inc.Inventor: Mitchell Miller
-
Patent number: 11955161Abstract: An integrated circuit includes a physical layer interface having a control timing domain and a data timing domain, and circuits that enable the control timing domain during a change in power conservation mode in response to a first event, and that enable the data timing domain in response to a second event. The control timing domain can include interface circuits coupled to a command and address path, and the data timing domain can include interface circuits coupled to a data path.Type: GrantFiled: January 30, 2023Date of Patent: April 9, 2024Assignee: Rambus Inc.Inventors: Ian Shaeffer, Lei Luo, Liji Gopalakrishnan
-
Patent number: 11954049Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which security measures may be implemented to control access to a fuse array (or other secure features) of the memory devices based on a secure access key. In some cases, a customer may define and store a user-defined access key in the fuse array. In other cases, a manufacturer of the memory device may define a manufacturer-defined access key (e.g., an access key based on fuse identification (FID), a secret access key), where a host device coupled with the memory device may obtain the manufacturer-defined access key according to certain protocols. The memory device may compare an access key included in a command directed to the memory device with either the user-defined access key or the manufacturer-defined access key to determine whether to permit or prohibit execution of the command based on the comparison.Type: GrantFiled: December 5, 2022Date of Patent: April 9, 2024Inventors: Brenton P. Van Leeuwen, Nathaniel J. Meier
-
Patent number: 11955160Abstract: A delay circuit is coupled to a memory device. At least a portion of the delay circuit is disposed in one or more memory banks on one or more memory chips of the memory device. The delay circuit is configured to calibrate an asynchronous signal received at each of the one or more memory banks so that the calibrated asynchronous signal has a common timing relationship with a respective internal command signal received at the corresponding memory bank for all of the one or more memory banks on the memory device. The calibrated asynchronous signals are used in various internal test operations to improve testing accuracy.Type: GrantFiled: June 22, 2022Date of Patent: April 9, 2024Assignee: Micron Technolgy, Inc.Inventors: Yoshinori Fujiwara, Kevin G. Werhane, Jason M. Johnson, Daniel S. Miller
-
Patent number: 11948655Abstract: Methods, systems, and devices for indicating a blocked repair operation are described. A first indication of whether an address of a memory device is valid may be stored. After the first indication is stored, a command for accessing the address may be processed. Based on processing the command, a second indication of whether the address is valid may be obtained, and a determination of whether to perform or prevent a repair operation for repairing the address may be made based on the first indication and the second indication. A third indication of whether the repair operation was performed or prevented may be stored.Type: GrantFiled: April 21, 2022Date of Patent: April 2, 2024Assignee: Micron Technology, Inc.Inventors: Seth A. Eichmeyer, Christopher G. Wieduwilt, Matthew D. Jenkinson, Matthew A. Prather
-
Patent number: 11941537Abstract: In one implementation, a method for detecting a configuration of wireless sensors within a vicinity includes a method of assessing wireless sensors in the vicinity of an application computing system. The application computing system is operated in a listen mode to receive and record wireless transmissions produced by one or more wireless sensors producing wireless transmissions in the vicinity of the application computing system. The recorded wireless transmissions are evaluated using a rule set that embodies normal operating characteristics of various types of wireless sensors in an operating environment to generate a conclusion regarding at least one attribute of at least one wireless sensor that produced the recorded wireless transmissions. The generated conclusion can be used so that the at least one wireless sensor is utilized in the application computing system.Type: GrantFiled: October 3, 2022Date of Patent: March 26, 2024Assignee: Resolution Products, LLCInventors: Brian K. Seemann, David J. Mayne, Paul G. Saldin, Daniel Mondor
-
Patent number: 11944018Abstract: A magnetoresistance effect element of the present disclosure includes a first Ru alloy layer, a first ferromagnetic layer, a non-magnetic metal layer, and a second ferromagnetic layer in order, wherein the first Ru alloy layer contains one or more Ru alloys represented by the following general formula (1), Ru?X1-???(1) where, in the general formula (1), the symbol X represents one or more elements selected from the group consisting of Be, B, Ti, Y, Zr, Nb, Mo, Rh, In, Sn, La, Ce, Nd, Sm, Gd, Dy, Er, Ta, W, Re, Os, and Ir, and the symbol ? represents a number satisfying 0.5<?<1, the first ferromagnetic layer contains a Heusler alloy, and the second ferromagnetic layer contains a Heusler alloy.Type: GrantFiled: July 6, 2022Date of Patent: March 26, 2024Assignee: TDK CORPORATIONInventors: Kazuumi Inubushi, Katsuyuki Nakada, Shinto Ichikawa
-
Patent number: 11942148Abstract: Crossbar arrays perform analog vector-matrix multiplication naturally and provide a building block for modern computing systems. Specialized mixed-signal interface circuits are interfaced with the rows and columns of the crossbar arrays. During operation, the mixed-signal interface circuits provide high voltages for write operations and low voltages for read operations. This disclosure presents improved designs for the mixed-signal interface circuits which minimize the number of switches as well as the number level shifters.Type: GrantFiled: April 22, 2022Date of Patent: March 26, 2024Assignee: THE REGENTS OF THE UNIVERSITY OF MICHIGANInventors: Michael Flynn, Seungjong Lee, Seungheun Song, Justin Correll
-
Patent number: 11935622Abstract: A data path architecture and corresponding method of operation are disclosed that permit a first-in-first out (FIFO) buffer to immediately flush data—including potentially invalid initial byte(s)—upon receipt of a high-speed clock signal, and according to which, a delay difference between a data path clock signal and a high-speed clock signal is compensated for at a controller side by, for example, adjusting RE latency to discard/ignore the initially invalid bytes rather than by modifying FIFO depth or varying a number of delay stages in the high-speed clock signal path in order to satisfy the FIFO depth. Because FIFO depth is not used to absorb the clock signal delay difference, there is no need to modify the architecture (e.g., change the depth of a FIFO) to accommodate variation in the clock signal delay difference across different products/product generations, thereby providing high scalability.Type: GrantFiled: April 20, 2022Date of Patent: March 19, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Sajal Mittal, Sneha Bhatia
-
Patent number: 11934701Abstract: Disclosed is a method of operating a storage controller which communicates with a non-volatile memory device. The method includes outputting a first command including a request for on-chip valley search (OVS) count data of a memory region of the non-volatile memory device to the non-volatile memory device, wherein the OVS count data includes a first count value and a second count value of a first read voltage and a third count value and a fourth count value of a second read voltage, receiving the OVS count data from the non-volatile memory device, determining a distribution type of the memory region to be a predicted distribution type, from among a plurality of distribution types, based on the OVS count data, and determining a subsequent operation, based on the predicted distribution type.Type: GrantFiled: April 18, 2022Date of Patent: March 19, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Woohyun Kang, Youngdeok Seo, Hyuna Kim, Hyunkyo Oh, Donghoo Lim
-
Patent number: 11929114Abstract: A system and method for efficiently resetting data stored in a memory array are described. In various implementations, an integrated circuit includes a memory for storing data, and a processing unit that generates access requests for the data stored in the memory. When access circuitry of the memory array begins a reset operation, it reduces a power supply voltage level used by memory bit cells in a column of the array to a value less than a threshold voltage of transistors. Therefore, the p-type transistors of the bit cells do not contend with the write driver during a write operation. The access circuitry provides the reset data on the write bit lines, and asserts each of the write word lines of the memory array. To complete the write operation, the access circuitry returns the power supply voltage level from below the threshold voltage level to an operating voltage level.Type: GrantFiled: December 29, 2021Date of Patent: March 12, 2024Assignee: Advanced Micro Devices, Inc.Inventors: Russell Schreiber, Kyle David Whittle
-
Patent number: 11929121Abstract: Apparatuses, methods, and systems for storing one data value by programming a first memory cell and a second memory cell are disclosed. The first memory cell and the second memory cell may each be programmed to a first data state, a second data state, or a third data state, and the one data value can correspond to a combination of the first data state, the second data state, or the third data state to which the first memory cell and the second memory cell are programmed, where two combinations of the first data state, the second data state, or the third data state to which the first memory cell is programmable and the first data state, the second data state, or the third data state to which the second memory cell is programmable are ineligible to correspond to the one data value.Type: GrantFiled: March 9, 2022Date of Patent: March 12, 2024Assignee: Micron Technology, Inc.Inventor: Umberto Di Vincenzo
-
Patent number: 11922986Abstract: The present invention relates to a kind of magnetic heterojunction structure and the method of controlling and achieving spin logic and multiple-state storage functions. The said single magnetic heterojunction structure comprises the substrate, in-plane anti-ferromagnetic layer, in-plane ferromagnetic layer, nonmagnetic layer, vertical ferromagnetic layer, and vertical anti-ferromagnetic layer respectively from the bottom up; the said in-plane ferromagnetic layer and the said vertical ferromagnetic layer are coupled together through the said nonmagnetic layer in the middle; in-plane exchange biases, namely exchange biases in the plane, exist between the said in-plane ferromagnetic layer and the said in-plane anti-ferromagnetic layer, and out-of-plane exchange biases, namely exchange biases out of the plane, exist between the said vertical ferromagnetic layer and the said vertical anti-ferromagnetic layer.Type: GrantFiled: December 20, 2021Date of Patent: March 5, 2024Assignee: SHAN DONG UNIVERSITYInventors: Shishen Yan, Yufeng Tian, Lihui Bai, Yibo Fan, Xiang Han
-
Patent number: 11923008Abstract: A TCAM comprises a plurality of first search lines, a plurality of second search lines, a plurality of memory cell strings and one or more current sensing units. The memory cell strings comprise a plurality of memory cells. The current sensing units are coupled to the memory cell strings. In a search operation, a determination that whether any of the data stored in the memory cell strings matches a data string to be searched is made according to whether the one or more current sensing units detect current from the memory cell strings, or according to the magnitude of the current flowing out from the memory cell strings detected by the one or more current sensing units. Each memory cell includes a first transistor and a second transistor. Gates of the first and second transistors are coupled to a corresponding first search line and a corresponding second search line.Type: GrantFiled: January 18, 2023Date of Patent: March 5, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Po-Hao Tseng, Feng-Min Lee, Ming-Hsiu Lee
-
Patent number: 11917926Abstract: Disclosed are a synthetic antiferromagnetic material using the Ruderman-Kittel-Kasuya-Yosida (RKKY) interaction and a multibit memory using the synthetic antiferromagnetic material that is formed. The synthetic antiferromagnetic material has a non-magnetic metal layer as an RKKY inducing layer in the center, interaction between upper and lower ferromagnetic layers is imparted according to the thickness of the RKKY inducing layer, and the magnetization of an anti-parallel state is maximized therebetween. When such synthetic antiferromagnetic materials are cumulatively stacked and tunnel barrier layers are provided therebetween, multiple bits can be stored. Namely, data may be stored by supplying a program current in parallel to the surface of the RKKY inducing layer, and a resistance state may be checked by supplying current in a vertical direction to the surface of the RKKY inducing layer.Type: GrantFiled: June 23, 2020Date of Patent: February 27, 2024Assignee: Industry-University Cooperation Foundation Hanyang UniversityInventor: Jin Pyo Hong
-
Patent number: 11915733Abstract: A circuit includes a sense amplifier, a first clamping circuit, a second clamping circuit, and a feedback circuit. The first clamping circuit includes first clamping branches coupled in parallel between the sense amplifier and a memory array. The second clamping circuit includes second clamping branches coupled in parallel between the sense amplifier and a reference array. The feedback circuit is configured to selectively enable or disable one or more of the first clamping branches or one or more of the second clamping branches in response to an output data outputted by the sense amplifier.Type: GrantFiled: January 17, 2022Date of Patent: February 27, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Win-San Khwa, Jui-Jen Wu, Jen-Chieh Liu, Meng-Fan Chang
-
Patent number: 11909313Abstract: An operating method of a voltage converter, includes converting an input voltage to an output voltage and providing a load current corresponding to the output voltage in a pulse frequency modulation mode or a pulse width modulation mode, entering the pulse frequency modulation mode in response to an amount of the load current being less than or equal to a first threshold value, and entering the pulse width modulation mode in response to the amount of the load current being greater than a second threshold value.Type: GrantFiled: June 14, 2021Date of Patent: February 20, 2024Assignee: Samsung Electronics Co., LtdInventors: Jaekyu Kim, Jeonghyeon Kim, Jehyung Yoon