Patents Examined by Ly D Pham
-
Patent number: 11749333Abstract: A memory system includes: a normal memory area suitable for storing normal data; a security memory area suitable for storing security data; a first row hammer detection circuit suitable for sampling and counting a portion of rows that are activated in the normal memory area to select first rows that need to be refreshed; and a second row hammer detection circuit suitable for counting all rows that are activated in the security memory area to select second rows that need to be refreshed.Type: GrantFiled: November 19, 2021Date of Patent: September 5, 2023Assignee: SK hynix Inc.Inventor: Woongrae Kim
-
Patent number: 11742307Abstract: A front-end method of fabricating nickel plated caps over copper bond pads used in a memory device. The method provides protection of the bond pads from an oxidizing atmosphere without exposing sensitive structures in the memory device to the copper during fabrication.Type: GrantFiled: February 1, 2022Date of Patent: August 29, 2023Assignee: Ovonyx Memory Technology, LLCInventors: John Moore, Joseph F. Brooks
-
Patent number: 11735235Abstract: Disclosed herein are related to a circuit and a method of reading or sensing multiple bits of data stored by a multi-level cell. In one aspect, a first reference circuit is selected from a first set of reference circuits, and a second reference circuit is selected from a second set of reference circuits. Based at least in part on the first reference circuit and the second reference circuit, one or more bits of multiple bits of data stored by a multi-level cell can be determined. According to the determined one or more bits, a third reference circuit from the first set of reference circuits and a fourth reference circuit from the second set of reference circuits can be selected. Based at least in part on the third reference circuit and the fourth reference circuit, additional one or more bits of the multiple bits of data stored by the multi-level cell can be determined.Type: GrantFiled: January 7, 2022Date of Patent: August 22, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Qing Dong, Mahmut Sinangil, Yen-Ting Lin, Kerem Akarvardar, Carlos H. Diaz, Yih Wang
-
Patent number: 11721391Abstract: An operation method of a semiconductor device is disclosed. The semiconductor device includes separate first and second dies in a package and receives first types of signals through first and second respective channels independent of each other and corresponding to the first and second respective dies. The method includes a step in which when information for controlling internal operations of the first and second dies is first applied to the first die through a first pad, the first die performs the internal operation and also transmits the information to the second die through an internal interface connecting the first die and the second die, and a step in which when the information is transmitted to the second die, the second die performs the internal operation.Type: GrantFiled: July 28, 2022Date of Patent: August 8, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yoon-Joo Eom, Joon-Young Park, Yongcheol Bae, Won Young Lee, Seongjin Jang, Junghwan Choi, Joosun Choi
-
Patent number: 11720071Abstract: A computing device is provided, including memory storing a cost function of a plurality of variables. The computing device may further include a processor configured to, for a stochastic simulation algorithm, compute a control parameter upper bound. The processor may compute a control parameter lower bound. The processor may compute a plurality of intermediate control parameter values within a control parameter range between the control parameter lower bound and the control parameter upper bound. The processor may compute an estimated minimum or an estimated maximum of the cost function using the stochastic simulation algorithm with the control parameter upper bound, the control parameter lower bound, and the plurality of intermediate control parameter values. A plurality of copies of the cost function may be simulated with a respective plurality of seed values.Type: GrantFiled: July 27, 2022Date of Patent: August 8, 2023Assignee: Microsoft Technology Licensing, LLCInventors: Damian Silvio Steiger, Helmut Gottfried Katzgraber, Matthias Troyer, Christopher Anand Pattison
-
Patent number: 11715536Abstract: Apparatus might include an array of memory cells comprising a plurality of strings of series-connected memory cells and a controller for access of the array of memory cells, wherein the controller is configured to cause the apparatus to perform a sense operation on a selected memory cell of a string of series-connected memory cells, and to discharge access lines connected to the string of series-connected memory cells in a defined manner following the sense operation.Type: GrantFiled: November 29, 2021Date of Patent: August 1, 2023Assignee: Micron Technology, Inc.Inventors: Daniele Cantarelli, Augusto Benvenuti, Massimo Ernesto Bertuccio
-
Patent number: 11715532Abstract: A risk assessment method based on data priority, a memory storage device, and a memory control circuit unit are provided. The method includes: receiving a query command from a host system; in response to the query command, performing a data health detection on a rewritable non-volatile memory module, wherein the rewritable non-volatile memory module stores data with multiple data priorities; generating risk assessment information according to a detection result, wherein the risk assessment information reflects a health degree of data with different data priorities in the rewritable non-volatile memory modules by different risk levels; and transmitting the risk assessment information to the host system.Type: GrantFiled: June 7, 2022Date of Patent: August 1, 2023Assignee: Hefei Core Storage Electronic LimitedInventors: Chih-Ling Wang, Yue Hu, Qin Qin Tao, Dong Sheng Rao, Shao Feng Yang, Yang Chen
-
Patent number: 11715509Abstract: A semiconductor device that enables lower power consumption and data storage imitating a human brain is provided. The semiconductor device includes a control unit, a memory unit, and a sensor unit. The memory unit includes a memory circuit and a switching circuit. The memory circuit includes a first transistor and a capacitor. The switching circuit includes a second transistor and a third transistor. The first transistor and the second transistor include a semiconductor layer including a channel formation region with an oxide semiconductor, and a back gate electrode. The control unit has a function of switching a signal supplied to the back gate electrode, in accordance with a signal obtained at the sensor unit.Type: GrantFiled: June 9, 2022Date of Patent: August 1, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hajime Kimura, Atsushi Miyaguchi, Yoshiaki Oikawa
-
Patent number: 11715515Abstract: A semiconductor memory instance is provided that includes an array of memory cells. The array includes a plurality of semiconductor memory cells arranged in at least one column and at least one row. Each of the semiconductor memory cells includes a floating body region configured to be charged to a level indicative of a state of the memory cell. Further includes are a plurality of buried well regions, wherein each of the buried well regions can be individually selected, and a decoder circuit to select at least one of the buried well regions.Type: GrantFiled: January 5, 2022Date of Patent: August 1, 2023Assignee: Zeno Semiconductor, Inc.Inventors: Jin-Woo Han, Neal Berger, Yuniarto Widjaja
-
Patent number: 11705194Abstract: Techniques are provided for accessing two memory cells of a memory tile concurrently. A memory tile may include a plurality of self-selecting memory cells addressable using a row decoder and a column decoder. A memory controller may access a first self-selecting memory cell of the memory tile using a first pulse having a first polarity to the first self-selecting memory cell. The memory controller may also access a second self-selecting memory cell of the memory tile concurrently with accessing the first self-selecting memory cell using a second pulse having a second polarity different than the first polarity. The memory controller may determine characteristics of the pulses to mitigate disturbances of unselected self-selecting memory cells of the memory tile.Type: GrantFiled: April 29, 2022Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventor: Federico Pio
-
Patent number: 11704251Abstract: The present disclosure relates to devices and methods for using a banked memory structure with accelerators. The devices and methods may segment and isolate dataflows in datapath and memory of the accelerator. The devices and methods may provide each data channel with its own register memory bank. The devices and methods may use a memory address decoder to place the local variables in the proper memory bank.Type: GrantFiled: April 27, 2022Date of Patent: July 18, 2023Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Stephen Sangho Youn, Steven Karl Reinhardt, Hui Geng
-
Patent number: 11704255Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which security measures may be implemented to control access to a fuse array (or other secure features) of the memory devices based on a secure access key. In some cases, a customer may define and store a user-defined access key in the fuse array. In other cases, a manufacturer of the memory device may define a manufacturer-defined access key (e.g., an access key based on fuse identification (FID), a secret access key), where a host device coupled with the memory device may obtain the manufacturer-defined access key according to certain protocols. The memory device may compare an access key included in a command directed to the memory device with either the user-defined access key or the manufacturer-defined access key to determine whether to permit or prohibit execution of the command based on the comparison.Type: GrantFiled: November 19, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Nathaniel J. Meier, Brenton P. Van Leeuwen
-
Patent number: 11698608Abstract: A continuous-time recurrent neural network (CTRNN) is described that exploits the nonlinear dynamics of micro-electro-mechanical system (MEMS) devices to model a neuron in accordance with a neuron rate model that is the basis for dynamic field theory. Each MEMS device in the CTRNN is configured to simulate a neuron population by exploiting the characteristics of bi-stability and hysteresis inherent in certain MEMS device structures. In an embodiment, the MEMS device is a microbeam or cantilevered microbeam device that is excited with an alternating current (AC) voltage at or near an electrical resonance frequency associated with the MEMS device. In another embodiment, the MEMS device is an arched microbeam device that is excited with a direct current voltage and exhibits snap-through behavior due to the physical design of the structure. A CTRNN can be implemented using a number of MEMS devices that are interconnected, the connections associated with varying connection coefficients.Type: GrantFiled: April 22, 2022Date of Patent: July 11, 2023Assignee: NUtech Ventures, Inc.Inventor: Fadi Alsaleem
-
Patent number: 11693783Abstract: The present disclosure includes apparatuses and methods for cache operations. An example apparatus includes a memory device including a plurality of subarrays of memory cells, where the plurality of subarrays includes a first subset of the respective plurality of subarrays and a second subset of the respective plurality of subarrays. The memory device includes sensing circuitry coupled to the first subset, the sensing circuitry including a sense amplifier and a compute component. The first subset is configured as a cache to perform operations on data moved from the second subset. The apparatus also includes a cache controller configured to direct a first movement of a data value from a subarray in the second subset to a subarray in the first subset.Type: GrantFiled: September 20, 2021Date of Patent: July 4, 2023Assignee: Micron Technology, Inc.Inventors: Jeremiah J. Willcock, Richard C. Murphy
-
Patent number: 11688444Abstract: Various implementations described herein are directed to a device having first circuitry with wordline drivers coupled to wordlines. The device may have second circuitry with switch structures that are coupled between a first voltage and ground. The switch structures may be configured to provide a second voltage to a power connection of each wordline driver based on the first voltage.Type: GrantFiled: March 23, 2021Date of Patent: June 27, 2023Assignee: Arm LimitedInventors: Akash Bangalore Srinivasa, Andy Wangkun Chen, Yew Keong Chong, Sreebin Sreedhar, Balaji Ravikumar, Penaka Phani Goberu, Vibin Vincent
-
Patent number: 11657890Abstract: A memory system may include a memory controller suitable for transmitting write data and a first write ECC corresponding to the write data during a write operation, a first error correction circuit suitable for detecting whether the write data received from the memory controller has an error, using the first write ECC received from the memory controller, and correcting the error when the error is detected, a second ECC generation circuit suitable for generating a second write ECC using the write data received from the memory controller, and generating the second write ECC using the write data whose error has been corrected by the first error correction circuit, when the detection of the error is noticed from the first error correction circuit, and one or more memories suitable for storing the second write ECC and write data corresponding to the second write ECC.Type: GrantFiled: February 24, 2022Date of Patent: May 23, 2023Assignee: SK hynix Inc.Inventors: Hoiju Chung, Paul Fahey
-
Patent number: 11651813Abstract: A clock correction circuit in which a correction accuracy of a duty cycle is increased is provided.Type: GrantFiled: July 20, 2021Date of Patent: May 16, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hun-Dae Choi, Ga Ram Choi
-
Patent number: 11651819Abstract: A bias voltage generator includes a first current path, a first voltage clamp device, and a first buffer. The bias voltage generator receives a reference voltage and generates a first bias voltage based on a voltage difference between the reference voltage and a first drive voltage, the first voltage clamp device generates the first drive voltage based on the first bias voltage by applying the first drive voltage to the first current path, and the first buffer receives the first bias voltage and generates a second bias voltage based on the first bias voltage. A second current path includes a resistance-based memory device, and a second voltage clamp device generates a second drive voltage based on the second bias voltage and applies the second drive voltage to the second current path.Type: GrantFiled: March 23, 2021Date of Patent: May 16, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Perng-Fei Yuh, Shao-Ting Wu, Yu-Fan Lin
-
Patent number: 11651825Abstract: The present disclosure includes systems, apparatuses, and methods related to generating a random data value. For example, a first read operation may be performed on a memory cell programmed to a first state, wherein the first read operation is performed using a first read voltage that is within a predetermined threshold voltage distribution corresponding to the first state. A programming signal may be applied to the memory cell responsive to the first read operation resulting in a snapback event, wherein the programming signal is configured to place the memory cell in a second state. A second read operation may be performed to determine whether the memory cell is in the first state or the second state using a second read voltage that is between the predetermined threshold voltage distribution corresponding to the first state and a second threshold voltage distribution corresponding to the second state.Type: GrantFiled: April 12, 2021Date of Patent: May 16, 2023Assignee: Micron Technology, Inc.Inventors: Zhongyuan Lu, Hongmei Wang, Robert J. Gleixner
-
Patent number: 11645206Abstract: A method for using a distributed memory device in a memory augmented neural network system includes receiving, by a controller, an input query to access data stored in the distributed memory device, the distributed memory device comprising a plurality of memory banks. The method further includes determining, by the controller, a memory bank selector that identifies a memory bank from the distributed memory device for memory access, wherein the memory bank selector is determined based on a type of workload associated with the input query. The method further includes computing, by the controller and by using content based access, a memory address in the identified memory bank. The method further includes generating, by the controller, an output in response to the input query by accessing the memory address.Type: GrantFiled: September 13, 2021Date of Patent: May 9, 2023Assignee: International Business Machines CorporationInventors: Ahmet Serkan Ozcan, Tomasz Kornuta, Carl Radens, Nicolas Antoine