Patents by Inventor Hussein I. Hanafi
Hussein I. Hanafi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7745295Abstract: Some embodiments include methods of forming memory cells. Dopant is implanted into a semiconductor substrate to form a pair of source/drain regions that are spaced from one another by a channel region. The dopant is annealed within the source/drain regions, and then a plurality of charge trapping units are formed over the channel region. Dielectric material is then formed over the charge trapping units, and control gate material is formed over the dielectric material. Some embodiments include memory cells that contain a plurality of nanosized islands of charge trapping material over a channel region, with adjacent islands being spaced from one another by gaps. The memory cells can further include dielectric material over and between the nanosized islands, with the dielectric material forming a container shape having an upwardly opening trough therein. The memory cells can further include control gate material within the trough.Type: GrantFiled: November 26, 2007Date of Patent: June 29, 2010Assignee: Micron Technology, Inc.Inventor: Hussein I. Hanafi
-
Patent number: 7732286Abstract: A method for fabricating a semiconductor structure. The semiconductor structure comprises first and second source/drain regions; a channel region disposed between the first and second source/drain regions; a buried well region in physical contact with the channel region; and a buried barrier region being disposed between the buried well region and the first source/drain region and being disposed between the buried well region and the second source/drain region, wherein the buried barrier region is adapted for preventing current leakage and dopant diffusion between the buried well region and the first source/drain region and between the buried well region and the second source/drain region.Type: GrantFiled: August 27, 2007Date of Patent: June 8, 2010Assignee: International Business Machines CorporationInventors: Hussein I. Hanafi, Edward J. Nowak
-
Publication number: 20100133617Abstract: Methods, devices and systems for a FinFET are provided. One method embodiment includes forming a FinFET by forming a relaxed silicon germanium (Si1-XGeX) body region for a fully depleted Fin field effect transistor (FinFET) having a body thickness of at least 10 nanometers (nm) for a process design rule of less than 25 nm. The method also includes forming a source and a drain on opposing ends of the body region, wherein the source and the drain are formed with halo ion implantation and forming a gate opposing the body region and separated therefrom by a gate dielectric.Type: ApplicationFiled: February 5, 2010Publication date: June 3, 2010Applicant: MICRON TECHNOLOGY, INC.Inventor: Hussein I. Hanafi
-
Patent number: 7723196Abstract: A MOSFET is disclosed that comprises a channel between a source extension and a drain extension, a dielectric layer over the channel, a gate spacer structure formed on a peripheral portion of the dielectric layer, and a gate formed on a non-peripheral portion of the dielectric layer, with at least a lower portion of the gate surrounded by and in contact with an internal surface of the gate spacer structure, and the gate is substantially aligned at its bottom with the channel. One method of forming the MOSFET comprises forming the dielectric layer, the gate spacer structure and the gate contact inside a cavity that has been formed by removing a sacrificial gate and spacer structure.Type: GrantFiled: January 15, 2009Date of Patent: May 25, 2010Assignee: International Business Machines CorporationInventors: Supratik Guha, Hussein I. Hanafi, Rajaroa Jammy, Paul M. Solomon
-
Patent number: 7710765Abstract: Methods, devices and systems for a back gated static random access memory (SRAM) cell are provided. One method embodiment for operating an SRAM cell includes applying a potential to a back gate of a pair of cross coupled p-type pull up transistors in the SRAM during a write operation. The method includes applying a ground to the back gate of the pair of cross coupled p-type pull up transistors during a read operation. The charge stored on a pair of cross coupled storage nodes of the SRAM is coupled to a front gate and a back gate of a pair of cross coupled n-type pull down transistors in the SRAM during the write operation and during a read operation.Type: GrantFiled: September 27, 2007Date of Patent: May 4, 2010Assignee: Micron Technology, Inc.Inventor: Hussein I. Hanafi
-
Publication number: 20100091577Abstract: Methods, devices, and systems for a memory cell are provided. One embodiment includes a memory cell with a storage node separated from a body region by a first dielectric, wherein the body region includes a channel separating a source and a drain region, and wherein a length of the storage node is less than a length of the channel. The embodiment further includes a memory cell with a gate separated from the storage node by a second dielectric, wherein a length of the gate is greater than a length of the storage node.Type: ApplicationFiled: December 16, 2009Publication date: April 15, 2010Applicant: MICRON TECHNOLOGY, INC.Inventor: Hussein I. Hanafi
-
Patent number: 7674669Abstract: Methods, devices and systems for a FinFET are provided. One method embodiment includes forming a FinFET by forming a relaxed silicon germanium (Si1-XGeX) body region for a fully depleted Fin field effect transistor (FinFET) having a body thickness of at least 10 nanometers (nm) for a process design rule of less than 25 nm. The method also includes forming a source and a drain on opposing ends of the body region, wherein the source and the drain are formed with halo ion implantation and forming a gate opposing the body region and separated therefrom by a gate dielectric.Type: GrantFiled: September 7, 2007Date of Patent: March 9, 2010Assignee: Micron Technology, Inc.Inventor: Hussein I. Hanafi
-
Publication number: 20100055871Abstract: Methods, devices, and systems for a memory in logic cell are provided. One or more embodiments include using a cell structure having a first gate, a second gate, and a third gate, e.g., a control gate, a back gate, and a floating gate, as a memory in logic cell. The method includes programming the floating gate to a first state to cause the memory in logic cell to operate as a first logic gate type. The method further includes programming the floating gate to a second state to cause the memory in logic cell to operate as a second logic gate type.Type: ApplicationFiled: November 10, 2009Publication date: March 4, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Hussein I. Hanafi, Leonard Forbes, Alan R. Reinberg
-
Patent number: 7648880Abstract: A double-gate field effect transistor (DGFET) structure and method of forming such a structure in which the parasitic capacitance under the source/drain regions is substantially reduced are provided. In the present invention, self-aligned isolation regions are provided to reduce the parasitic capacitance in the DGFET structure. Additionally, the present invention encapsulates the silicon-containing channel layer to enable the back-gate to be oxidized to a greater extent thereby reducing the parasitic capacitance of the structure even further.Type: GrantFiled: June 19, 2008Date of Patent: January 19, 2010Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Hussein I. Hanafi, Paul M. Solomon
-
Patent number: 7646053Abstract: Methods, devices, and systems for a memory cell are provided. One embodiment includes a memory cell with a storage node separated from a body region by a first dielectric, wherein the body region includes a channel separating a source and a drain region, and wherein a length of the storage node is less than a length of the channel. The embodiment further includes a memory cell with a gate separated from the storage node by a second dielectric, wherein a length of the gate is greater than a length of the storage node.Type: GrantFiled: October 10, 2007Date of Patent: January 12, 2010Assignee: Micron Technology, Inc.Inventor: Hussein I. Hanafi
-
Patent number: 7633801Abstract: Methods, devices, and systems for a memory in logic cell are provided. One or more embodiments include using a cell structure having a first gate, a second gate, and a third gate, e.g., a control gate, a back gate, and a floating gate, as a memory in logic cell. The method includes programming the floating gate to a first state to cause the memory in logic cell to operate as a first logic gate type. The method further includes programming the floating gate to a second state to cause the memory in logic cell to operate as a second logic gate type.Type: GrantFiled: June 21, 2007Date of Patent: December 15, 2009Assignee: Micron Technology, Inc.Inventors: Hussein I. Hanafi, Leonard Forbes, Alan R. Reinberg
-
Patent number: 7613031Abstract: Circuits, systems, and methods are disclosed for SRAM memories. An SRAM includes memory cells wherein read stability and write stability can be modified by adjusting a well bias signal operably coupled to an N-well of the memory cell. The well bias signal is generated at VDD or at a bias offset from VDD for both the read and the write operations. The memory cells may be adjusted for operation by designing the memory device to be stable relative to local parameter variations with a well bias substantially equal to VDD. The memory cells are then tested for stable read operations and stable write operations. If the write operations are unstable or the read operations are unstable, the well bias is modified and the memory cells are tested again.Type: GrantFiled: September 17, 2007Date of Patent: November 3, 2009Assignee: Micron Technology, Inc.Inventors: Hussein I. Hanafi, Paul Farrar, Leonard Forbes
-
Patent number: 7579655Abstract: A transistor structure is disclosed including at least one transistor including a diffusion and an interconnect electrically connected to a side of the diffusion and a conductor in electrical contact with the interconnect. The low-resistivity local interconnect is advantageous for use with stressed liner films since a conductor can contact the interconnect at a distance from the diffusion, thus allowing electrical contact without having to interrupt the stress liner film where it is most effective. Several embodiments of methods of electrically connecting a diffusion to an interconnect are also disclosed.Type: GrantFiled: January 9, 2006Date of Patent: August 25, 2009Assignee: International Business Machines CorporationInventors: Hussein I. Hanafi, Richard Q. Williams
-
Publication number: 20090134444Abstract: Some embodiments include methods of forming memory cells. Dopant is implanted into a semiconductor substrate to form a pair of source/drain regions that are spaced from one another by a channel region. The dopant is annealed within the source/drain regions, and then a plurality of charge trapping units are formed over the channel region. Dielectric material is then formed over the charge trapping units, and control gate material is formed over the dielectric material. Some embodiments include memory cells that contain a plurality of nanosized islands of charge trapping material over a channel region, with adjacent islands being spaced from one another by gaps. The memory cells can further include dielectric material over and between the nanosized islands, with the dielectric material forming a container shape having an upwardly opening trough therein. The memory cells can further include control gate material within the trough.Type: ApplicationFiled: November 26, 2007Publication date: May 28, 2009Inventor: Hussein I. Hanafi
-
Publication number: 20090124057Abstract: A MOSFET is disclosed that comprises a channel between a source extension and a drain extension, a dielectric layer over the channel, a gate spacer structure formed on a peripheral portion of the dielectric layer, and a gate formed on a non-peripheral portion of the dielectric layer, with at least a lower portion of the gate surrounded by and in contact with an internal surface of the gate spacer structure, and the gate is substantially aligned at its bottom with the channel. One method of forming the MOSFET comprises forming the dielectric layer, the gate spacer structure and the gate contact inside a cavity that has been formed by removing a sacrificial gate and spacer structure.Type: ApplicationFiled: January 15, 2009Publication date: May 14, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Supratik Guha, Hussein I. Hanafi, Rajarao Jammy, Paul M. Solomon
-
Publication number: 20090109734Abstract: Methods, devices and systems for non-volatile static random access memory (SRAM) are provided. One method embodiment for operating an SRAM includes transferring data from a pair of static storage nodes of the SRAM to a pair of non-volatile storage nodes when the SRAM is placed in a standby mode. The method further includes transferring data from the pair of non-volatile storage nodes to the pair of static storage nodes when the SRAM exits the standby mode.Type: ApplicationFiled: October 26, 2007Publication date: April 30, 2009Applicant: Micron Technology, Inc.Inventor: Hussein I. Hanafi
-
Publication number: 20090097310Abstract: Methods, devices, and systems for a memory cell are provided. One embodiment includes a memory cell with a storage node separated from a body region by a first dielectric, wherein the body region includes a channel separating a source and a drain region, and wherein a length of the storage node is less than a length of the channel. The embodiment further includes a memory cell with a gate separated from the storage node by a second dielectric, wherein a length of the gate is greater than a length of the storage node.Type: ApplicationFiled: October 10, 2007Publication date: April 16, 2009Applicant: MICRON TECHNOLOGY, INC.Inventor: Hussein I. Hanafi
-
Publication number: 20090090950Abstract: Methods, devices, modules, and systems providing semiconductor devices in a stacked wafer system are described herein. One embodiment includes a first wafer for NMOS transistors in a CMOS architecture and a second wafer for PMOS transistors in the CMOS architecture, with the first wafer being bonded and electrically coupled to the second wafer to form at least one CMOS device. Another embodiment includes a number of DRAM capacitors formed on a first wafer and support circuitry associated with the DRAM capacitors formed on a second wafer, with the first wafer being bonded and electrically coupled to the second wafer to form a number of DRAM cells. Another embodiment includes a first wafer having a number of vertical transistors coupled to a data line and a second wafer having amplifier circuitry associated with the number of vertical transistors, with the first wafer being bonded and electrically coupled to the second wafer.Type: ApplicationFiled: October 5, 2007Publication date: April 9, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: Leonard Forbes, Paul A. Farrar, Arup Bhattacharyya, Hussein I. Hanafi, Warren M. Farnworth
-
Publication number: 20090086528Abstract: Methods, devices and systems for a back gated static random access memory (SRAM) cell are provided. One method embodiment for operating an SRAM cell includes applying a potential to a back gate of a pair of cross coupled p-type pull up transistors in the SRAM during a write operation. The method includes applying a ground to the back gate of the pair of cross coupled p-type pull up transistors during a read operation. The charge stored on a pair of cross coupled storage nodes of the SRAM is coupled to a front gate and a back gate of a pair of cross coupled n-type pull down transistors in the SRAM during the write operation and during a read operation.Type: ApplicationFiled: September 27, 2007Publication date: April 2, 2009Applicant: MICRON TECHNOLOGY, INC.Inventor: Hussein I. Hanafi
-
Patent number: 7512908Abstract: The present invention relates to methods and apparatus for improving the stability of static random access memory (SRAM) cells by using boosted word lines. Specifically, a boosted word line voltage (Vdd?) is applied to the word line of a selected SRAM cell, while such a boosted word line voltage (Vdd?) is sufficiently higher than the power supply voltage (Vdd) of the SRAM cell so as to improve the cell stability to a desired level. Specifically, a specific boosted word line voltage is predetermined for each SRAM cell based on the specific cell configuration, by using a circuit simulation program, such as the BERKELEY-SPICE simulation program. A boost voltage generator is then used to apply the predetermined boosted word line voltage to the selected SRAM cell.Type: GrantFiled: June 9, 2006Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventors: Hussein I. Hanafi, Richard Q. Williams