Patents by Inventor Reza Sadjadi
Reza Sadjadi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7294580Abstract: A method for etching a feature in a low-k dielectric layer through a photoresist etch mask over a substrate. A gas-modulated cyclic stripping process is performed for more than three cycles for stripping a single photoresist mask. Each cycle of the gas-modulated cyclic stripping process comprises performing a protective layer formation phase and a stripping phase. The protective layer forming phase using first gas chemistry with a deposition gas chemistry, wherein the protective layer forming phase is performed in about 0.005 to 10 seconds for each cycle. The performing the stripping phase for stripping the photoresist mask using a second gas chemistry using a stripping gas chemistry, where the first gas chemistry is different than the second gas chemistry, wherein the etching phase is performed in about 0.005 to 10 seconds for each cycle.Type: GrantFiled: June 3, 2004Date of Patent: November 13, 2007Assignee: Lam Research CorporationInventors: Seokmin Yun, Ji Zhu, Peter Cirigliano, Sangheon Lee, Thomas S. Choi, Peter Loewenhardt, Mark H. Wilcoxson, Reza Sadjadi, Eric A. Hudson, James V. Tietz
-
Patent number: 7288488Abstract: A two-step process is disclosed for stripping photoresist material from a substrate, wherein the substrate includes a low k dielectric material underlying the photoresist material and a polymer film overlying both the photoresist material and the low k dielectric material. The first step of the two-step process uses an oxygen plasma to remove the polymer film. The second step of the two-step process uses an ammonia plasma to remove the photoresist material, wherein the second step commences after completion of the first step. Each step of the two-step photoresist stripping process is respectively defined by particular values for process parameters including chemistry, temperature, pressure, gas flow rate, radio frequency power and frequency, and duration.Type: GrantFiled: May 10, 2005Date of Patent: October 30, 2007Assignee: Lam Research CorporationInventors: Helen Zhu, Reza Sadjadi
-
Patent number: 7273815Abstract: A method for forming a feature in a layer with reduced line edge roughening is provided. A photoresist layer is formed over the layer. The photoresist layer is patterned to form photoresist features with photoresist sidewalls. A sidewall layer with a thickness less than 100 nm is formed over the sidewalls of the photoresist features by performing for a plurality of cycles. Each cycle comprises depositing a layer on the photoresist layer wherein the deposited layer has a thickness between a monolayer to 20 nm. Features are etched into the layer through the photoresist features. The photoresist layer and sidewall layer are stripped.Type: GrantFiled: August 18, 2005Date of Patent: September 25, 2007Assignee: Lam Research CorporationInventors: S. M. Reza Sadjadi, Eric A. Hudson
-
Patent number: 7271108Abstract: A method for forming etch features in an etch layer over a substrate is provided. An etch mask stack is formed over the etch layer. A first mask is formed over the etch mask stack. A sidewall layer is formed over the first mask, which reduces the widths of the spaces defined by the first mask. A first set of features is etched into the etch mask stack through the sidewall layer. The mask and sidewall layer are removed. An additional feature step is performed, comprising forming an additional mask over the etch mask stack, forming a sidewall layer over the additional mask, etching a second set of features at least partially into the etch mask stack. A plurality of features is etched into the etch layer through the first set of features and the second set of features in the etch mask stack.Type: GrantFiled: June 28, 2005Date of Patent: September 18, 2007Assignee: Lam Research CorporationInventor: S. M. Reza Sadjadi
-
Patent number: 7271107Abstract: A method for forming features in an etch layer is provided. A first mask is formed over the etch layer wherein the first mask defines a plurality of spaces with widths. A sidewall layer is formed over the first mask. Features are etched into the etch layer through the sidewall layer, wherein the features have widths that are smaller than the widths of the spaces defined by the first mask. The mask and sidewall layer are removed. An additional mask is formed over the etch layer wherein the additional mask defines a plurality of spaces with widths. A sidewall layer is formed over the additional mask. Features are etched into the etch layer through the sidewall layer, wherein the widths that are smaller than the widths of the spaces defined by the first mask. The mask and sidewall layer are removed.Type: GrantFiled: February 3, 2005Date of Patent: September 18, 2007Assignee: Lam Research CorporationInventors: Jeffrey Marks, S. M. Reza Sadjadi
-
Patent number: 7264743Abstract: A method for forming fin structures is provided. Sacrificial structures are provided on a substrate. Fin structures are formed on the sides of the sacrificial structures. The forming of the fin structures comprises a plurality of cycles, wherein each cycle comprises a fin deposition phase and a fin profile shaping phase. The sacrificial structure is removed.Type: GrantFiled: January 23, 2006Date of Patent: September 4, 2007Assignee: Lam Research CorporationInventors: Zhi-Song Huang, S. M. Reza Sadjadi
-
Patent number: 7250371Abstract: A feature in a layer is provided. A photoresist layer is formed over the layer. The photoresist layer is patterned to form photoresist features with photoresist sidewalls, where the photoresist features have a first critical dimension. A conformal layer is deposited over the sidewalls of the photoresist features to reduce the critical dimensions of the photoresist features. Features are etched into the layer, wherein the layer features have a second critical dimension, which is less than the first critical dimension.Type: GrantFiled: August 26, 2003Date of Patent: July 31, 2007Assignee: Lam Research CorporationInventors: Sean S. Kang, Sangheon Lee, Wan-Lin Chen, Eric A. Hudson, S. M. Reza Sadjadi, Gan Ming Zhao
-
Patent number: 7241683Abstract: A method for forming features in an etch layer is provided. A first mask is formed over the etch layer where the first mask defines a plurality of spaces with widths. The first mask is laterally etched where the etched first mask defines a plurality of spaces with widths that are greater than the widths of the spaces of the first mask. A sidewall layer is formed over the etched first mask where the sidewall layer defines a plurality of spaces with widths that are less than the widths of the spaces defined by the etched first mask. Features are etched into the etch layer through the sidewall layer, where the features have widths that are smaller than the widths of the spaces defined by the etched first mask. The mask and sidewall layer are removed.Type: GrantFiled: March 8, 2005Date of Patent: July 10, 2007Assignee: Lam Research CorporationInventors: Eric Hudson, S. M. Reza Sadjadi
-
Publication number: 20070123017Abstract: A method for reducing capacitances between semiconductor device wirings is provided. A sacrificial layer is formed over a dielectric layer. A plurality of features are etched into the sacrificial layer and dielectric layer. The features are filled with a filler material. The sacrificial layer is removed, so that parts of the filler material remain exposed above a surface of the dielectric layer, where spaces are between the exposed parts of the filler material, where the spaces are in an area formerly occupied by the sacrificial layer. Widths of the spaces between the parts of the filler material are shrunk with a shrink sidewall deposition. Gaps are etched into the dielectric layer through the shrink sidewall deposition. The filler material and shrink sidewall deposition are removed.Type: ApplicationFiled: November 30, 2005Publication date: May 31, 2007Inventors: S. M. Reza Sadjadi, Zhi-Song Huang
-
Patent number: 7192531Abstract: A method for forming damascene features in a dielectric layer over a barrier layer over a substrate is provided. A plurality of vias are etched in the dielectric layer to the barrier layer with a plasma etching process in the plasma processing chamber. A patterned photoresist layer is formed with a trench pattern. Within a single plasma process chamber a combination via plug deposition to form plugs in the vias over the barrier layer and trench etch is provided.Type: GrantFiled: June 24, 2003Date of Patent: March 20, 2007Assignee: Lam Research CorporationInventors: Sean S. Kang, Sangheon Lee, Wan-Lin Chen, Eric A. Hudson, Reza Sadjadi
-
Patent number: 7169695Abstract: A method for forming a dual damascene feature is provided. Vias are formed in an etch layer. A trench patterned mask is provided over the etch layer. A trench is etched, where the etching the trench comprises a cycle of forming protective sidewalls over the sidewalls of the vias and etching a trench through the trench patterned mask. The mask is then stripped.Type: GrantFiled: September 29, 2003Date of Patent: January 30, 2007Assignee: Lam Research CorporationInventors: Zhisong Huang, Lumin Li, Reza Sadjadi
-
Patent number: 7166535Abstract: A process for plasma etching silicon carbide with selectivity to an overlying and/or underlying dielectric layer of material. The dielectric material can comprise silicon dioxide, silicon oxynitride, silicon nitride or various low-k dielectric materials including organic low-k materials. The etching gas includes a chlorine containing gas such as Cl2, an oxygen containing gas such as O2, and a carrier gas such as Ar. In order to achieve a desired selectivity to such dielectric materials, the plasma etch gas chemistry is selected to achieve a desired etch rate of the silicon carbide while etching the dielectric material at a slower rate. The process can be used to selectively etch a hydrogenated silicon carbide etch stop layer or silicon carbide substrate.Type: GrantFiled: May 6, 2003Date of Patent: January 23, 2007Assignee: Lam Research CorporationInventors: Si Yi Li, S. M. Reza Sadjadi, James V. Tietz
-
Publication number: 20060266478Abstract: A method for forming a feature in an etch layer is provided. A photoresist layer is formed over the etch layer. The photoresist layer is patterned to form photoresist features with photoresist sidewalls. A control layer is formed over the photoresist layer and bottoms of the photoresist features. A conformal layer is deposited over the sidewalls of the photoresist features and control layer to reduce the critical dimensions of the photoresist features. Openings in the control layer are opened with a control layer breakthrough chemistry. Features are etched into the etch layer with an etch chemistry, which is different from the control layer break through chemistry, wherein the control layer is more etch resistant to the etch with the etch chemistry than the conformal layer.Type: ApplicationFiled: May 31, 2005Publication date: November 30, 2006Inventors: Sangheon Lee, Dae-Han Choi, Jisoo Kim, Peter Cirigliano, Zhisong Huang, Robert Charatan, S.M. Reza Sadjadi
-
Publication number: 20060258148Abstract: A two-step process is disclosed for stripping photoresist material from a substrate, wherein the substrate includes a low k dielectric material underlying the photoresist material and a polymer film overlying both the photoresist material and the low k dielectric material. The first step of the two-step process uses an oxygen plasma to remove the polymer film. The second step of the two-step process uses an ammonia plasma to remove the photoresist material, wherein the second step commences after completion of the first step. Each step of the two-step photoresist stripping process is respectively defined by particular values for process parameters including chemistry, temperature, pressure, gas flow rate, radio frequency power and frequency, and duration.Type: ApplicationFiled: May 10, 2005Publication date: November 16, 2006Applicant: Lam Research CorporationInventors: Helen Zhu, Reza Sadjadi
-
Patent number: 7098130Abstract: A method for forming dual damascene features in a dielectric layer. Vias are partially etched in the dielectric layer. A trench pattern mask is formed over the dielectric layer. Trenches are partially etched in the dielectric layer. The trench pattern mask is stripped. The dielectric layer is further etched to complete etch the vias and the trenches in the dielectric layer.Type: GrantFiled: December 16, 2004Date of Patent: August 29, 2006Assignee: LAM Research CorporationInventors: Ji Soo Kim, Sangheon Lee, S. M. Reza Sadjadi
-
Patent number: 7084070Abstract: A method for processing substrate to form a semiconductor device is disclosed. The substrate includes an etch stop layer disposed above a metal layer. The method includes etching through the etch stop layer down to the copper metal layer, using a plasma etch process that utilizes a chlorine-containing etchant source gas, thereby forming etch stop layer openings in the etch stop layer. The etch stop layer includes at least one of a SiN and SiC material. Thereafter, the method includes performing a wet treatment on the substrate using a solution that contains acetic acid (CH3COOH) or acetic acid/ammonium hydroxide (NH4OH) to remove at least some of the copper oxides. Alternatively, the copper oxides may be removed using a H2 plasma. BTA passivation may be optionally performed on the substrate.Type: GrantFiled: July 17, 2003Date of Patent: August 1, 2006Assignee: Lam Research CorporationInventors: Sangheon Lee, Sean S. Kang, S M Reza Sadjadi, Subhash Deshmukh, Ji Soo Kim
-
Patent number: 7049052Abstract: A method for etching a feature in a layer is provided. An underlayer of a polymer material is formed over the layer. A top image layer is formed over the underlayer. The top image layer is exposed to patterned radiation. A pattern is developed in the top image layer. The pattern is transferred from the top image layer to the underlayer with a reducing dry etch. The layer is etched through the underlayer, where the top image layer is completely removed and the underlayer is used as a pattern mask during the etching the layer to transfer the pattern from the underlayer to the layer.Type: GrantFiled: May 9, 2003Date of Patent: May 23, 2006Assignee: Lam Research CorporationInventors: Hanzhong Xiao, Helen H. Zhu, Kuo-Lung Tang, S. M. Reza Sadjadi
-
Patent number: 7022611Abstract: A method for creating semiconductor devices by etching a layer over a wafer is provided. A photoresist layer is provided on a wafer. The photoresist layer is patterned. The wafer is placed in a process chamber. The photoresist is hardened by providing a hardening plasma containing high energy electrons in the process chamber to harden the photoresist layer, wherein the high energy electrons have a density. The layer is etched within the process chamber with an etching plasma, where a density of high energy electrons in the etching plasma is less than the density of high energy electrons in the hardening plasma.Type: GrantFiled: April 28, 2003Date of Patent: April 4, 2006Assignee: Lam Research CorporationInventors: Douglas L. Keil, Wan-Lin Chen, Eric A. Hudson, S. M. Reza Sadjadi, Mark H. Wilcoxson, Andrew D. Bailey, III
-
Patent number: 6979579Abstract: In a plasma processing system, a method of inspecting a contact opening of a contact formed in a first layer of the substrate to determine whether the contact reaches a metal layer that is disposed below the first layer is shown. The method includes flowing a gas mixture into a plasma reactor of the plasma processing system, the gas mixture comprising a flow of a chlorine containing gas. The method also includes striking a plasma from the gas mixture; and exposing the contact to the plasma. The method further includes detecting whether metal chloride is present in the contact opening after the exposing.Type: GrantFiled: March 30, 2004Date of Patent: December 27, 2005Assignee: Lam Research CorporationInventors: Jisoo Kim, Sangheon Lee, Sean Kang, Binet Worsham, Bi-Ming Yen, Reza Sadjadi, Peter K. Loewenhardt
-
Patent number: 6972524Abstract: A method of approximating an ion energy distribution function (IEDF) at a substrate surface of a substrate, the substrate being processed in a plasma processing chamber. There is included providing a first voltage value, the first voltage value representing a value of a first voltage that represents a DC potential (VDC) at the substrate surface. There is also included providing a peak low frequency RF voltage value (VLFRF(PEAK)) during plasma processing, the peak low frequency RF voltage (VLFRF(PEAK)) value representing a peak value of a low frequency RF voltage (VLFRF) supplied to the plasma processing chamber.Type: GrantFiled: March 24, 2004Date of Patent: December 6, 2005Assignee: Lam Research CorporationInventors: Alexei M. Marakhtanov, Eric Allen Hudson, S. M. Reza Sadjadi