With Extended Latchup Current Level (e.g., Comfet Device) Patents (Class 257/139)
-
Patent number: 8981423Abstract: There is provided a power semiconductor device, including a plurality of trench gates formed to be spaced apart from each other by a predetermined distance, a current increasing part formed between the trench gates and including a first conductivity-type emitter layer and a gate oxide formed on a surface of the trench gate, and an immunity improving part formed between the trench gates and including a second conductivity-type body layer, a preventing film formed on the surface of the trench gate, and a gate oxide having a thickness less than that the gate oxide of the current increasing part.Type: GrantFiled: July 9, 2013Date of Patent: March 17, 2015Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Dong Soo Seo, Jaehoon Park, Kee Ju Um, Chang Su Jang, In Hyuk Song
-
Publication number: 20150069463Abstract: Exemplary embodiments provide a substrate for mounting multiple power transistors. The substrate has a first metallization on which the power transistors are mountable with an associated collector or emitter, and which extends in at least one line on the substrate. A second metallization extends in an area next to the at least one line of the first metallization, for connection to the remaining ones of the emitters or collectors of the power transistors. A third metallization allows connection to gate contact pads of the power transistors. The third metallization includes a gate contact and at least two gate metallization areas, which are interconnectable. The gate metallization areas are arranged in parallel to the at least one line and spaced apart in a longitudinal direction of the at least one line. At least one gate metallization area is provided as a gate island surrounded on the substrate by the second metallization.Type: ApplicationFiled: November 12, 2014Publication date: March 12, 2015Applicant: ABB TECHNOLOGY AGInventors: Samuel HARTMANN, Dominik TRÜSSEL
-
Publication number: 20150069459Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate in which a recess is provided on a back surface thereof, and a shape of the recess is reflected on a surface of a metal film which is also provided on the back surface of the semiconductor substrate.Type: ApplicationFiled: February 28, 2014Publication date: March 12, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masamune TAKANO
-
Publication number: 20150069460Abstract: In one embodiment, a semiconductor device includes a first semiconductor layer of a first conductivity type having first and second faces, and a second semiconductor layer of a second conductivity type disposed above the first face of the first semiconductor layer. The device further includes control electrodes facing the first and second semiconductor layers via insulating layers, and extending to a first direction parallel to the first face of the first semiconductor layer, and third semiconductor layers of the first conductivity type and fourth semiconductor layers of the second conductivity type alternately disposed along the first direction above the second semiconductor layer. The device further includes fifth semiconductor layers of the first conductivity type disposed below the second semiconductor layer or disposed at positions surrounded by the second semiconductor layer, the fifth semiconductor layers being arranged separately from one another along the first direction.Type: ApplicationFiled: March 7, 2014Publication date: March 12, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takuma Hara, Kazutoshi Nakamura, Tsuneo Ogura
-
Publication number: 20150069462Abstract: First and second n-type field stop layers in an n? drift region come into contact with a p+ collector layer. The first n-type field stop layer has an impurity concentration reduced toward an n+ emitter region at a steep gradient. The second n-type field stop layer has an impurity concentration distribution in which impurity concentration is reduced toward the n+ emitter region at a gentler gradient than that in the first n-type field stop layer and the impurity concentration of a peak position is less than that in the impurity concentration distribution of the first n-type field stop layer. The impurity concentration distributions of the first and second n-type field stop layers have the same peak position. The first and second n-type field stop layers are formed using annealing and first and second proton irradiation processes which have the same projected range and different acceleration energy levels.Type: ApplicationFiled: March 15, 2013Publication date: March 12, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventor: Tomonori Mizushima
-
Publication number: 20150069461Abstract: This device includes a first base layer of a first conduction type. A second base-layer of a second conduction type is provided above the first base-layer. A first semiconductor layer of the first conduction type is above an opposite side of the second base-layer to the first base-layer. A second semiconductor layer of the second conduction type is above an opposite side of the first base-layer to the second base-layer. A plurality of first electrodes are provided at the first semiconductor layer and the second base-layer via first insulating films. A second electrode is provided between adjacent ones of the first electrodes and provided at the first semiconductor layer and the second base-layer via a second insulating film. A resistance of the first base-layer above a side of the second electrode is lower than a resistance of the first base-layer above a side of the first electrodes.Type: ApplicationFiled: March 10, 2014Publication date: March 12, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Shinichiro MISU, Kazutoshi NAKAMURA
-
Publication number: 20150070078Abstract: A circuit for conducting soft turn-off includes a semiconductor switching device, a resistor and a sink pin. The second semiconductor switching device has a current inflow terminal connected to a current control terminal of a first semiconductor switching device, and a current outflow terminal connected to a ground. The resistor has a first terminal connected to the current inflow terminal of the second semiconductor switching device, and a second terminal connected to a current control terminal of the first semiconductor switching device. The sink pin applies a value lower than a previous applied value (i.e., a low value) to the current control terminal of the second semiconductor switching device.Type: ApplicationFiled: December 26, 2013Publication date: March 12, 2015Applicant: HYUNDAI MOTOR COMPANYInventors: Kang Ho Jeong, Ki Jong Lee, Jee Hye Jeong
-
Patent number: 8975690Abstract: According to one embodiment, a semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of the first conductivity type, a third semiconductor region of a second conductivity type, a fourth semiconductor region of the first conductivity type, a fifth semiconductor region of the second conductivity type, a first electrode, a second electrode, and a third electrode. The first electrode is provided together with the first region in a first direction, provided together with the third region in a second direction, and has an end portion of the first region side located nearer to the first semiconductor side than a boundary between the second region and the third region. The second electrode is provided between the first electrode and the first region and is in electrical continuity with the fourth region. The third electrode contacts with the fourth region.Type: GrantFiled: August 19, 2013Date of Patent: March 10, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Mitsuhiko Kitagawa
-
Patent number: 8975662Abstract: Source zones of a first conductivity type and body zones of a second conductivity type are formed in a semiconductor die. The source zones directly adjoin a first surface of the semiconductor die. A dielectric layer adjoins the first surface. Polysilicon plugs extend through the dielectric layer and are electrically connected to the source and the body zones. An impurity source containing at least one metallic recombination element is provided in contact with deposited polycrystalline silicon material forming the polysilicon plugs and distant to the semiconductor die. Atoms of the metallic recombination element, for example platinum atoms, may be diffused out from the impurity source into the semiconductor die to reliably reduce the reverse recovery charge.Type: GrantFiled: June 14, 2012Date of Patent: March 10, 2015Assignee: Infineon Technologies Austria AGInventors: Michael Hutzler, Ralf Siemieniec, Oliver Blank
-
Publication number: 20150061759Abstract: A monolithic power switch provides a semiconductor layer, a three dimensional FET formed in the semiconductor layer to modulate currents through the semiconductor layer, and a toroidal inductor with a ceramic magnetic core formed on the semiconductor layer around the FET and having a first winding connected to the FET.Type: ApplicationFiled: June 9, 2014Publication date: March 5, 2015Inventor: L. Pierre de Rochemont
-
Publication number: 20150060936Abstract: This invention discloses a semiconductor power device disposed in a semiconductor substrate. The semiconductor power device comprises a plurality of trenches formed at a top portion of the semiconductor substrate extending laterally across the semiconductor substrate along a longitudinal direction each having a nonlinear portion comprising a sidewall perpendicular to a longitudinal direction of the trench and extends vertically downward from a top surface to a trench bottom surface. The semiconductor power device further includes a trench bottom dopant region disposed below the trench bottom surface and a sidewall dopant region disposed along the perpendicular sidewall wherein the sidewall dopant region extends vertically downward along the perpendicular sidewall of the trench to reach the trench bottom dopant region and pick-up the trench bottom dopant region to the top surface of the semiconductor substrate.Type: ApplicationFiled: August 27, 2013Publication date: March 5, 2015Inventors: Yongping Ding, Sik Lui, Madhur Bobde, Lei Zhang, Jongoh Kim, John Chen
-
Publication number: 20150060938Abstract: An n? type drift region, an n-type field stop region, and an n? type FZ wafer are provided in an n? type wafer. An edge termination structure portion is provided in a chip outer peripheral portion of regions of the n? type wafer, surrounding an active region inside a chip inner portion. A thickness of the chip inner portion is less than a thickness of the chip outer peripheral portion owing to a groove. A p-type collector region is in contact with the n? type FZ wafer and n-type field stop region. A collector electrode is in contact with the p-type collector region. A second distance between the collector electrode and the n-type field stop region in the edge termination structure portion is greater than a first distance between the collector electrode and the n-type field stop region in the active region.Type: ApplicationFiled: November 10, 2014Publication date: March 5, 2015Inventor: Hong-fei LU
-
Publication number: 20150060937Abstract: A semiconductor device includes: an FET structure that is formed next to a looped trench on a semiconductor substrate and that has an n+ emitter region and an n? drain region facing each other in the depth direction of the looped trench across a p-type base region; a p-type floating region formed on the side of the looped trench opposite to the FET structure; and an emitter connecting part that is electrically connected to the n+ emitter region and a trench gate provided in the same trench, the emitter connecting part and the trench gate being insulated from each other by the looped trench. The trench gate faces the FET structure, and the emitter connecting part faces the p-type floating region, across an insulating film.Type: ApplicationFiled: August 27, 2014Publication date: March 5, 2015Applicant: ROHM CO., LTD.Inventor: Akihiro HIKASA
-
Publication number: 20150054025Abstract: An n-type low lifetime adjustment region is provided in a portion inside an n? type drift region deeper than the bottom surface of a termination p-type base region or p-type guard ring from a substrate front surface, separated from the termination p-type base region and the p-type guard ring. The carrier lifetime of the n-type low lifetime adjustment region is shorter than the carrier lifetime of the n? type drift region. Because of this, it is possible to provide a reverse blocking IGBT such that it is possible to suppress both a high temperature reverse leakage current and an increase in turn-off loss, while suppressing deterioration in the trade-off relationship between the turn-off loss and the on-state voltage.Type: ApplicationFiled: November 4, 2014Publication date: February 26, 2015Inventor: Hong-fei LU
-
Publication number: 20150053999Abstract: A wide bandgap insulated gate semiconductor device includes a semiconductor substrate made of semiconductor having a bandgap wider than silicon; n? drift layer over the semiconductor substrate; p-channel regions selectively disposed over the drift layer; n+ semiconductor regions selectively disposed in respective surfaces in the channel regions; a plurality of p+ base regions in contact with bottoms of the respective channel regions; a protruding drift layer portion that is n-type region interposed between the p-channel regions and the p+ base regions thereunder; a gate electrode formed, through a gate insulating film, on the protruding drift layer portion and on respective surfaces of the p-channel regions; a source electrode in contact with the n+ semiconductor regions in the channel regions; and a p+ floating region inside the protruding drift layer portion, having side faces respectively facing side faces of the second conductivity type base regions, wherein respective gaps between the p+ base regions andType: ApplicationFiled: August 19, 2014Publication date: February 26, 2015Applicant: Fuji Electric Co., Ltd.Inventor: Naoki KUMAGAI
-
Publication number: 20150054024Abstract: A semiconductor device includes a semiconductor substrate including a semiconductor layer, a power device formed in the semiconductor substrate, a plurality of concentric guard rings formed in the semiconductor substrate and surrounding the power device, and voltage applying means for applying successively higher voltages respectively to the plurality of concentric guard rings, with the outermost concentric guard ring having the highest voltage applied thereto.Type: ApplicationFiled: August 28, 2014Publication date: February 26, 2015Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Shigeru KUSUNOKI
-
Publication number: 20150054026Abstract: A power semiconductor device includes a power transistor including a plurality of transistor cells on a semiconductor die. At least some of the transistor cells are inhomogeneous by design so that the number of current filaments in the transistor cells with reduced local current density increases and fewer transient avalanche oscillations occur in the power transistor during operation.Type: ApplicationFiled: November 12, 2014Publication date: February 26, 2015Inventor: Tao Hong
-
Patent number: 8963198Abstract: In one surface of a semiconductor substrate, an n? layer, a p base layer, a p well layer, another p well layer, a channel stopper layer, an emitter electrode, a guard ring electrode, and a channel stopper electrode for example are formed. In the other surface of the semiconductor substrate, an n+ buffer layer, a p+ collector layer, and a collector electrode are formed. In a curved corner of the p well layer, a p low-concentration layer having a lower impurity concentration than the impurity concentration of the p well layer is formed from the surface to a predetermined depth.Type: GrantFiled: September 13, 2012Date of Patent: February 24, 2015Assignee: Mitsubishi Electric CorporationInventor: Tetsuo Takahashi
-
Patent number: 8963199Abstract: An N type well (NW) is formed over a prescribed depth from a main surface of a semiconductor substrate (SUB), and a P type well (PW) and an N type drain region (ND) are formed in the N type well (NW). An N type source region (NS), an N+ type source region (NNS), and a P+ type impurity region (BCR) are formed in the P type well (PW). The N type source region (NS) is formed on a region situated directly below the N+ type source region (NNS), and not on a region situated directly below the P+ type impurity region (BCR), and the P+ type impurity region (BCR) is in direct contact with the P type well (PW).Type: GrantFiled: February 21, 2012Date of Patent: February 24, 2015Assignee: Renesas Electronics CorporationInventor: Shunji Kubo
-
Publication number: 20150048413Abstract: A semiconductor device includes: a drift layer; a base layer arranged in a surface portion of the drift layer; multiple trenches penetrating the base layer and reaching the drift layer; and a gate electrode arranged on the gate insulation film in each trench. Each trench includes: a first trench having an opening on a surface of the base layer; and a second trench connecting the first trench and having a portion, of which a distance between facing sidewalls of the second trench is longer than a distance between facing sidewalls of the first trench. The opening of each first trench is sealed with the gate electrode. An inside of each gate electrode includes a cavity portion.Type: ApplicationFiled: May 13, 2013Publication date: February 19, 2015Inventors: Kazuki Arakawa, Masakiyo Sumitomo, Masaki Matsui, Yasushi Higuchi
-
Publication number: 20150048414Abstract: An embodiment of an IGBT device is integrated in a chip of semiconductor material including a substrate of a first type of conductivity, an active layer of a second type of conductivity formed on an inner surface of the substrate, a body region of the first type of conductivity extending within the active layer from a front surface thereof opposite the inner surface, a source region of the second type of conductivity extending within the body region from the front surface, a channel region being defined within the body region between the source region and the active layer, a gate element insulated from the front surface extending over the channel region, a collector terminal contacting the substrate on a rear surface thereof opposite the inner surface, an emitter terminal contacting the source region and the body region on the front surface, and a gate terminal contacting the gate element.Type: ApplicationFiled: September 25, 2014Publication date: February 19, 2015Inventor: Davide Giuseppe PATTI
-
Publication number: 20150041848Abstract: A silicon-controlled rectification device with high efficiency is disclosed, which comprises a P-type region surrounding an N-type region. A first P-type heavily doped area is arranged in the N-type region and connected with a high-voltage terminal. A plurality of second N-type heavily doped areas is arranged in the N-type region. A plurality of second P-type heavily doped areas is closer to the second N-type heavily doped areas than the first N-type heavily doped area and arranged in the P-type region. At least one third N-type heavily doped area is arranged in the P-type region and connected with a low-voltage terminal. Alternatively or in combination, the second N-type heavily doped areas and the second P-type heavily doped areas are respectively arranged in the P-type region and the N-type region.Type: ApplicationFiled: August 6, 2013Publication date: February 12, 2015Applicant: AMAZING MICROELECTRONIC CORP.Inventors: TUNG-YANG CHEN, JAMES JENG-JIE PENG, WOEI-LIN WU, RYAN HSIN-CHIN JIANG
-
Patent number: 8952456Abstract: A representative electrostatic discharge (ESD) protection circuit includes a silicon-controlled rectifier comprising an alternating arrangement of a first P-type semiconductor material, a first N-type semiconductor material, a second P-type semiconductor material and a second N-type semiconductor material electrically coupled between an anode and a cathode. The anode is electrically coupled to the first P-type semiconductor material and the cathode is electrically coupled to the second N-type semiconductor material. The ESD protection circuit further includes an inductor electrically coupled between the anode and the second P-type semiconductor material or between the cathode and the first N-type semiconductor material.Type: GrantFiled: February 24, 2010Date of Patent: February 10, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming-Do Ker, Chun-Yu Lin
-
Publication number: 20150035003Abstract: Aspects of the present disclosure describe an IGBT device including a substrate including a bottom semiconductor layer of a first conductivity type and an upper semiconductor layer of a second conductivity type, at least one first gate formed in a corresponding first trench disposed over the substrate, and a second gate formed in a second trench disposed over the bottom semiconductor layer. The first and second trenches are provided with gate insulators on each side of the trenches and filled with polysilicon. The second trench extends vertically to depth deeper than the at least one first trench. The IGBT device further includes a body region of the first conductivity type provided between the at least one first gate and/or the second gate, and at least one stacked layer provided between a bottom of the at least one first gate and a top of the upper semiconductor layer.Type: ApplicationFiled: July 31, 2013Publication date: February 5, 2015Applicant: Alpha & Omega Semiconductor IncorporatedInventor: Jun Hu
-
Publication number: 20150035002Abstract: A method for manufacturing a super junction semiconductor device includes forming a trench in an n-doped semiconductor body and forming a first p-doped semiconductor layer lining sidewalls and a bottom side of the trench. The method further includes removing a part of the first p-doped semiconductor layer at the sidewalls and at the bottom side of the trench by electrochemical etching, and filling the trench.Type: ApplicationFiled: July 31, 2013Publication date: February 5, 2015Inventor: Hans Weber
-
Publication number: 20150035004Abstract: Most semiconductor devices manufactured today, have uniform dopant concentration, either in the lateral or vertical device active (and isolation) regions. By grading the dopant concentration, the performance in various semiconductor devices can be significantly improved. Performance improvements can be obtained in application specific areas like increase in frequency of operation for digital logic, various power MOSFET and IGBT ICS, improvement in refresh time for DRAM's, decrease in programming time for nonvolatile memory, better visual quality including pixel resolution and color sensitivity for imaging ICs, better sensitivity for varactors in tunable filters, higher drive capabilities for JFET's, and a host of other applications.Type: ApplicationFiled: October 16, 2014Publication date: February 5, 2015Inventor: G.R. Mohan Rao
-
Publication number: 20150035587Abstract: A semiconductor device and an operating method for the same are provided. The semiconductor device includes a first doped region, a second doped region, a first doped contact, a second doped contact, a first doped layer, a third doped contact and a first gate structure. The first doped contact and the second doped contact are on the first doped region. The first doped contact and the second doped contact has a first PN junction therebetween. The first doped layer is under the first or second doped contact. The first doped layer and the first or second doped contact has a second PN junction therebetween. The second PN junction is adjoined with the first PN junction.Type: ApplicationFiled: July 31, 2013Publication date: February 5, 2015Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ying-Chieh Tsai, Wing-Chor Chan, Jeng Gong
-
Patent number: 8946002Abstract: In one embodiment, a semiconductor device includes an isolated trench-electrode structure. The semiconductor device is formed using a modified photolithographic process to produce alternating regions of thick and thin dielectric layers that separate the trench electrode from regions of the semiconductor device. The thin dielectric layers can be configured to control the formation channel regions, and the thick dielectric layers can be configured to reduce switching losses.Type: GrantFiled: July 24, 2012Date of Patent: February 3, 2015Assignee: Semiconductor Components Industries, LLCInventors: Marian Kuruc, Juraj Vavro
-
Publication number: 20150028382Abstract: An IGBT is disclosed with a high emitter-gate capacitance, wherein an active cell region can include plural emitter and gate regions. A termination edge region can include a varied lateral doping region VLD. Each gate polysilicon layer can be arranged at a surface of the semiconductor substrate in the gate regions, separated from the semiconductor substrate by a first insulating layer. A first SIPOS layer and a covering second insulating layer overlie at least portions of the gate polysilicon layer. In a central area, the gate polysilicon layer is in electrical contact with the overlying first SIPOS layer whereas, in a peripheral area, the gate polysilicon layer is electrically separated from the overlying first SIPOS layer. A substrate surface at the VLD region is in electrical contact with a second SIPOS layer, and an increased gate-emitter capacitance may be achieved by slightly modifying etch masks during manufacturing.Type: ApplicationFiled: October 15, 2014Publication date: January 29, 2015Applicant: ABB Schweiz AGInventor: Christoph von Arx
-
Publication number: 20150021655Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type on the first semiconductor region, a third semiconductor region of the first conductivity type on the second semiconductor region, a control electrode disposed within and insulated from the first, second, and third semiconductor regions, a first electrode electrically connected with the second and third semiconductor regions, a second electrode, and a fourth semiconductor region of the second conductivity type between the second electrode and the first semiconductor region. The fourth semiconductor region includes a first portion having a first dopant concentration and a second portion having a second dopant concentration higher than the first dopant concentration, and a contact area of the first portion with the second electrode is larger than a contact area of the second area with the second electrode.Type: ApplicationFiled: February 28, 2014Publication date: January 22, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tsuneo OGURA, Kazutoshi NAKAMURA
-
Publication number: 20150021657Abstract: According to one embodiment, a semiconductor device includes: first and second electrodes; a first semiconductor region being in ohmic contact with the first electrode; a second semiconductor region being in contact with the first semiconductor region and the first electrode, and the second semiconductor region having a lower impurity concentration than the first semiconductor region; a first semiconductor layer; a second semiconductor layer; a third semiconductor region; a fourth semiconductor region being in contact with the second electrode; and a third electrode in contact with the second semiconductor layer, the third semiconductor region, and the fourth semiconductor region via an insulating film.Type: ApplicationFiled: March 10, 2014Publication date: January 22, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Tsuneo Ogura, Kazutoshi Nakamura
-
Publication number: 20150021656Abstract: According to one embodiment, a semiconductor device includes a first semiconductor region of a first conductivity type, a first control electrode, a first electrode, a second control electrode, a second semiconductor region of a second conductivity type, a third semiconductor region of the first conductivity type, and a first insulating film. The first control electrode is provided on or above the first semiconductor region. The first electrode is provided on the first control electrode. The second control electrode is provided on or above the first semiconductor region and includes a first portion which is beside the first control electrode and a second portion which is provided on the first portion and beside the first electrode. The second semiconductor region is provided on the first semiconductor region. A boundary between the first semiconductor region and the second semiconductor region is above the lower end of the first electrode.Type: ApplicationFiled: March 10, 2014Publication date: January 22, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Mitsuhiko Kitagawa
-
Publication number: 20150014742Abstract: Depth of a termination p base region provided in a termination portion of an active region close to an edge termination structure portion is more than depth of a p-type base region provided inside the termination p base region. An n-type high-concentration region is provided from one main surface of the semiconductor substrate in the entire surface layer of one surface of a semiconductor substrate within a depth of 20 ?m or less below the bottom of the termination p base region. Ratio of the impurity concentration n1 of the n-type high-concentration region (1c) to the impurity concentration n2 of an n? drift region satisfies 1.0<n1/n2?5.0. Reverse leakage current when operation temperature of an element is high can be reduced and trade-off between on-state voltage and switching loss can be improved. Rising peak voltage of collector voltage when a semiconductor device is off is reduced.Type: ApplicationFiled: October 3, 2014Publication date: January 15, 2015Inventor: Hong-fei LU
-
Publication number: 20150014741Abstract: A semiconductor device includes a semiconductor substrate in which an active region and an edge termination region are defined, a semiconductor element formed in the active region, and first to fourth P layers formed in a region spanning from an edge portion of the active region to the edge termination region in the surface of the semiconductor substrate. The first to fourth P layers respectively have surface concentrations P(1) to P(4) that decrease in this order, bottom-end distances D(1) to D(4) that increase in this order, and distances B(1) to B(4) to the edge of the semiconductor substrate that increase in this order. The surface concentration P(4) is 10 to 1000 times the impurity concentration of the semiconductor substrate, and the bottom-end distance D(4) is in the range of 15 to 30 ?m.Type: ApplicationFiled: March 5, 2012Publication date: January 15, 2015Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Ze Chen, Katsumi Nakamura
-
Publication number: 20150008478Abstract: A manufacturing method of a semiconductor device includes applying at least one of a particle ray and a radial ray to a surface of a semiconductor substrate on which a transistor including a gate insulation film and a gate electrode has been formed adjacent to the surface, and annealing the semiconductor substrate for recovering a crystal defect contained in the gate insulation film and the gate electrode, after the applying. Further, the manufacturing method includes pre-annealing for reducing a content of a hydrogen molecule and a water molecule contained in the gate insulation film and the gate electrode to a predetermined concentration, before the applying. In the semiconductor device manufactured by this method, a concentration of thermally stable defect existing in the gate insulation film is reduced to a predetermined concentration.Type: ApplicationFiled: January 22, 2013Publication date: January 8, 2015Inventors: Weitao Cheng, Shinji Amano, Yoshifumi Okabe, Tomofusa Shiga
-
Publication number: 20150008479Abstract: An IGBT manufacturing method is provided. The IGBT has an n-type emitter region, a p-type top body region, an n-type intermediate region, a p-type bottom body region, an n-type drift region, a p-type collector region, trenches penetrating the emitter region, the top body region, the intermediate region and the bottom body region from an upper surface of a semiconductor substrate and reaching the drift region, and gate electrodes formed in the trenches. The method includes forming the trenches on the upper surface of the semiconductor substrate, forming the insulating film in the trenches, forming an electrode layer on the semiconductor substrate and in the trenches after forming the insulating film, planarizing an upper surface of the electrode layer, and implanting n-type impurities to a depth of the intermediate region from the upper surface side of the semiconductor substrate after planarizing the upper surface of the electrode layer.Type: ApplicationFiled: February 14, 2012Publication date: January 8, 2015Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Takehiro Kato, Toru Onishi
-
Publication number: 20150008480Abstract: A semiconductor component is disclosed. One embodiment provides a semiconductor body having a cell region with at least one zone of a first conduction type and at least one zone of a second conduction type in a rear side. A drift zone of the first conduction type in the cell region is provided. The drift zone contains at least one region through which charge carriers flow in an operating mode of the semiconductor component in one polarity and charge carriers do not flow in an operating mode of the semiconductor component in an opposite polarity.Type: ApplicationFiled: September 24, 2014Publication date: January 8, 2015Inventors: Holger Ruething, Frank Pfirsch, Armin Willmeroth, Frank Hille, Hans-Joachim Schulze
-
Publication number: 20150008477Abstract: An IGBT includes a semiconductor substrate, a source metallization and an emitter metallization. The semiconductor substrate includes a source region of a first conductivity type, a body region of a second conductivity type, a drift region of the first conductivity type, and an emitter region of the second conductivity type. The source metallization is in contact with the source region. The emitter metallization is in contact with the emitter region. The emitter region includes a first doping region of the second conductivity type forming an ohmic contact with the emitter metallization and a second doping region of the second conductivity type forming a non-ohmic contact with the emitter metallization.Type: ApplicationFiled: July 10, 2014Publication date: January 8, 2015Inventors: Holger Huesken, Anton Mauder, Hans-Joachim Schulze, Wolfgang Roesner
-
Patent number: 8928030Abstract: An A-NPC circuit is configured so that the intermediate potential of two connected IGBTs is clamped by a bidirectional switch including two RB-IGBTs. Control is applied to the turn-on di/dt of the IGBTs during the reverse recovery of the RB-IGBTs. The carrier life time of an n? drift region in each RB-IGBT constituting the bidirectional switch is comparatively longer than that in a typical NPT structure device. A low life time region is also provided in the interface between the n? drift region and a p collector region, and extends between the n? drift region and the p collector region. Thus, it is possible to provide a low-loss semiconductor device, a method for manufacturing the semiconductor device and a method for controlling the semiconductor device, in which the reverse recovery loss is reduced while the reverse recovery current peak and the jump voltage peak during reverse recovery are suppressed.Type: GrantFiled: April 15, 2013Date of Patent: January 6, 2015Assignee: Fuji Electric Co., Ltd.Inventor: Hong-fei Lu
-
Patent number: 8928068Abstract: A vertical semiconductor device (e.g. a vertical power device, an IGBT device, a vertical bipolar transistor, a UMOS device or a GTO thyristor) is formed with an active semiconductor region, within which a plurality of semiconductor structures have been fabricated to form an active device, and below which at least a portion of a substrate material has been removed to isolate the active device, to expose at least one of the semiconductor structures for bottom side electrical connection and to enhance thermal dissipation. At least one of the semiconductor structures is preferably contacted by an electrode at the bottom side of the active semiconductor region.Type: GrantFiled: April 4, 2013Date of Patent: January 6, 2015Assignee: Silanna Semiconductor U.S.A., Inc.Inventors: Stuart B. Molin, Michael A. Stuber
-
Patent number: 8928031Abstract: Semiconductor devices are formed using a thin epitaxial layer (nanotube) formed on sidewalls of dielectric-filled trenches. In one embodiment, a semiconductor device is formed in a second semiconductor layer disposed on a first semiconductor layer of opposite conductivity type and having trenches formed therein where the trenches extend from the top surface to the bottom surface of the second semiconductor layer. The semiconductor device includes a first epitaxial layer formed on sidewalls of the trenches where the first epitaxial layer is substantially charge balanced with adjacent semiconductor regions. The semiconductor device further includes a first dielectric layer formed in the trenches adjacent the first epitaxial layer and a gate electrode disposed in an upper portion of at least some of the trenches above the first dielectric layer and insulated from the sidewalls of the trenches by a gate dielectric layer.Type: GrantFiled: April 2, 2014Date of Patent: January 6, 2015Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Hamza Yilmaz, Xiaobin Wang, Anup Bhalla, John Chen, Hong Chang
-
Patent number: 8927380Abstract: A circuit configuration and methods for controlling parameters of a bipolar junction transistor (BJT) fabricated on a substrate. A bias voltage is electrically coupled to the substrate and can be adjusted to alter the working parameters of a target BJT.Type: GrantFiled: February 8, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Jin Cai, Tak H. Ning
-
Publication number: 20150001578Abstract: In a general aspect, a power semiconductor device can include a substrate having a first surface and a second surface. The substrate can include at least one uneven portion defined on the second surface. The device can include a gate electrode and an emitter electrode disposed on the first surface of the substrate. A collector region of the device can be defined on at least a part of the at least one uneven portion. The device can also include a buffer layer disposed in the substrate.Type: ApplicationFiled: June 26, 2014Publication date: January 1, 2015Inventors: Se-woong OH, Kyu-hyun LEE, Geun-hyoung LEE, Sung-min YANG, Young-chul CHOI
-
Patent number: 8921888Abstract: A method for fabricating a semiconductor device includes the following steps. First, a semiconductor substrate is provided, and a first region, a second region and a third region are defined thereon. Then, a first well having a first conductive type is formed in the semiconductor substrate of the first region and the second region, respectively. A semiconductor layer partially overlapping the first well of the second region is formed. Furthermore, a second well having a second conductive type is formed in the semiconductor substrate of the third region and the first well of the second region respectively, where the second well of the second region is disposed underneath the semiconductor layer.Type: GrantFiled: March 31, 2014Date of Patent: December 30, 2014Assignee: United Microelectronics Corp.Inventors: Yuan-Hsiang Chang, Sung-Bin Lin
-
Publication number: 20140374792Abstract: The present disclosure relates to a method for manufacturing a bipolar transistor, the method comprising steps of: forming a trench to isolate a first region from a second region in a semiconductor wafer, and to isolate these regions from the rest of the wafer, forming a first P-doped well, in the second region, producing a collector region of second and third wells by means of P doping in the first region, the second well being in contact with the first well below the trench, producing an N-doped base well on the collector region, on the wafer surface, forming a CMOS transistor gate on the first region delimiting a first region and a second region, forming a P+-doped collector contact region and a P+-doped emitter region, respectively in the first well and in the first region, and forming an N+-doped base contact region in the second region.Type: ApplicationFiled: June 24, 2014Publication date: December 25, 2014Inventor: Pierre Boulenc
-
Publication number: 20140374794Abstract: A power semiconductor apparatus which is provided with a first power semiconductor device using Si as a base substance and a second power semiconductor device using a semiconductor having an energy bandgap wider than the energy bandgap of Si as a base substance, and includes a first insulated metal substrate on which the first power semiconductor device is mounted, a first heat dissipation metal base on which the first insulated metal substrate is mounted, a second insulated metal substrate on which the second power semiconductor device is mounted, and a second heat dissipation metal base on which the second insulated metal substrate is mounted.Type: ApplicationFiled: September 10, 2014Publication date: December 25, 2014Inventors: Katsumi Ishikawa, Kazutoshi Ogawa
-
Publication number: 20140374793Abstract: A p+ collector layer is provided in a rear surface of a semiconductor substrate which will be an n? drift layer and an n+ field stop layer is provided in a region which is deeper than the p+ collector layer formed on the rear surface side. A front surface element structure is formed on the front surface of the semiconductor substrate and then protons are radiated to the rear surface of the semiconductor substrate at an acceleration voltage corresponding to the depth at which the n+ field stop layer is formed. A first annealing process is performed at an annealing temperature corresponding to the proton irradiation to change the protons into donors, thereby forming a field stop layer. Then, annealing is performed using annealing conditions suitable for the conditions of a plurality of proton irradiation processes to recover each crystal defect formed by each proton irradiation process.Type: ApplicationFiled: March 29, 2013Publication date: December 25, 2014Applicant: FUJI ELECTRIC CO., LTD.Inventors: Masayuki Miyazaki, Takashi Yoshimura, Hiroshi Takishita, Hidenao Kuribayashi
-
Publication number: 20140374791Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region having a second conductivity type, a first insulating layer on the first and second semiconductor regions, and field plate electrodes are provided in the first insulating layer at different distances from the first semiconductor layer. A first field plate electrode is at a first distance, a second field plate electrode is at a second distance greater than the first distance, and a third field plate electrode is at a distance greater than the second distance. The first through third field plate electrodes are electrically connected to each other and the third electrode is electrically connected to the second semiconductor region.Type: ApplicationFiled: March 3, 2014Publication date: December 25, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoko MATSUDAI, Yuichi OSHINO, Keiko KAWAMURA, Bungo TANAKA
-
Publication number: 20140367737Abstract: A semiconductor device includes a substrate of a first conductivity type, a first impurity region of a second conductivity type formed on a top surface side of the substrate, a second impurity region of the second conductivity type formed on the top surface side of the substrate and in contact with the first impurity region, the second impurity region laterally surrounding the first impurity region and having a greater depth than the first impurity region, as viewed in cross-section, and a breakdown voltage enhancing structure of the second conductivity type formed to laterally surround the second impurity region. A boundary between the first and second impurity regions has a maximum impurity concentration equal to or less than that of the second impurity region, and a current is applied between a top surface and a bottom surface of the substrate.Type: ApplicationFiled: April 1, 2014Publication date: December 18, 2014Applicant: Mitsubishi Electric CorporationInventors: Takuya TAKAHASHI, Atsushi NARAZAKI, Tetsuo TAKAHASHI
-
Patent number: RE45365Abstract: In one embodiment, a semiconductor device is formed in a body of semiconductor material. The semiconductor device includes a charge compensating trench formed in proximity to active portions of the device. The charge compensating trench includes a trench filled with various layers of semiconductor material including opposite conductivity type layers.Type: GrantFiled: September 5, 2013Date of Patent: February 10, 2015Assignee: Semiconductor Components IndustriesInventors: Gary H. Loechelt, John M. Parsey, Jr., Peter J. Zdebel, Gordon M. Grivna