Combined With Other Solid-state Active Device In Integrated Structure Patents (Class 257/140)
-
Patent number: 11251161Abstract: An object of the present invention is to suppress reduction in a temperature cycle life of a wiring in a two-in-one type chopper module. A two-in-one type chopper module according to the present invention includes: a switching transistor; a first diode inverse-parallelly connected to the switching transistor; a second diode serially connected to the switching transistor and the first diode; a first wiring pattern mounting the switching transistor and the first diode; and a second wiring pattern mounting the second diode, wherein each of the switching transistor and the first diode has a power loss substantially identical with each other at a time of a forward direction current conduction, and an effective area of the second diode is larger than an effective area of the first diode.Type: GrantFiled: September 28, 2017Date of Patent: February 15, 2022Assignee: Mitsubishi Electric CorporationInventors: Shigeru Hasegawa, Tetsu Negishi
-
Patent number: 11222886Abstract: The present invention provides an ESD protection device with the mechanism of punch through to achieve low trigger voltage. At the same time, the structure of ESD protection device includes parasitic NPN and parasitic PNP. Parasitic NPN and parasitic PNP will form a silicon controlled rectifier (SCR) device with snapback behavior to increase the protection capability of ESD protection device.Type: GrantFiled: October 30, 2019Date of Patent: January 11, 2022Inventor: Wen-Tsung Chang
-
Patent number: 11217579Abstract: A semiconductor apparatus includes a semiconductor substrate and a second electrode. Semiconductor substrate includes a device region and a peripheral region. An n? drift region and second electrode extend from device region to peripheral region. An n buffer layer and a p collector layer are provided also in peripheral region. Peripheral region is provided with an n type region. N type region is in contact with second electrode and n buffer layer. The turn-off loss of the semiconductor apparatus is reduced.Type: GrantFiled: October 1, 2019Date of Patent: January 4, 2022Assignee: Mitsubishi Electric CorporationInventor: Tetsuo Takahashi
-
Patent number: 11217580Abstract: A semiconductor device includes a single semiconductor substrate on which an IGBT region including an IGBT element and an FWD region including a FWD element are formed. In the semiconductor device, a cathode layer is formed with a carrier injection layer, which is electrically connected to a second electrode and has a PN junction with a field stop layer. When a first carrier in the FWD element passes through the field stop layer on the carrier injection layer and flows into the cathode layer in a situation where a forward-biased current is cut off from a state in which the forward-biased current is flowing through the FWD element, a second carrier is injected from the second electrode into a drift layer through the carrier injection layer.Type: GrantFiled: November 13, 2018Date of Patent: January 4, 2022Assignee: DENSO CORPORATIONInventor: Taku Mizukami
-
Patent number: 11201061Abstract: Semiconductor structures and methods of fabricating the same using multiple nanosecond pulsed laser anneals are provided. The method includes exposing a gate stack formed on a semiconducting material to multiple nanosecond laser pulses at a peak temperature below a melting point of the semiconducting material.Type: GrantFiled: August 27, 2019Date of Patent: December 14, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Aritra Dasgupta, Oleg Gluschenkov
-
Patent number: 11195941Abstract: Provided is a semiconductor device including a semiconductor substrate having a drift region; a transistor portion having a collector region; a diode portion having a cathode region; and a boundary portion arranged between the transistor portion and the diode portion at an upper surface of the semiconductor substrate, and having the collector region, wherein the mesa portion of each of the transistor portion and the boundary portion has an emitter region and a base region, the base region has a channel portion, and a density in the upper surface of the mesa portion in the region in which the channel portion is projected onto the upper surface of the mesa portion of the boundary portion may be smaller than the density of the region in which the channel portion is projected onto the upper surface of the mesa portion of the transistor portion.Type: GrantFiled: September 30, 2019Date of Patent: December 7, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takahiro Tamura, Michio Nemoto
-
Patent number: 11195908Abstract: Provided is a semiconductor device comprising: a semiconductor substrate; an active section provided in the semiconductor substrate; an edge termination structure section provided between the active section and an outer peripheral edge of the semiconductor substrate on an upper surface of the semiconductor substrate; and an end lifetime control unit that is provided in the semiconductor substrate in the edge termination structure section and is continuous in a range facing at least two or more diode sections arranged in the first direction, wherein the active section includes: a transistor section and the diode sections alternately arranged with the transistor section in a predetermined first direction on the upper surface of the semiconductor substrate.Type: GrantFiled: October 24, 2019Date of Patent: December 7, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventor: Tatsuya Naito
-
Patent number: 11183387Abstract: A semiconductor device according to the present disclosure includes a semiconductor substrate having an effective region and an ineffective region, an upper surface electrode layer provided on an upper surface of the semiconductor substrate and a rear surface electrode layer provided on a rear surface of the semiconductor substrate, wherein the semiconductor substrate includes a lifetime control layer that is provided in the effective region, a measurement layer provided at an upper surface side of the ineffective region and a crystal defect layer that is provided in the ineffective region, the upper surface electrode layer includes a plurality of measurement electrodes provided on the measurement layer, the measurement layer includes a conducting layer at least at a portion where the plurality of measurement electrodes are provided, and the crystal defect layer is provided between the plurality of measurement electrodes.Type: GrantFiled: April 11, 2018Date of Patent: November 23, 2021Assignee: Mitsubishi Electric CorporationInventors: Shinichi Tabuchi, Yasuo Ata
-
Patent number: 11183588Abstract: A semiconductor device includes: a semiconductor base having a first main surface and a second main surface which are opposite to each other; a first main electrode formed on the first main surface and electrically connected to the semiconductor base; a first control electrode pad formed on the first main surface; a first insulating film interposed between the semiconductor base and the first control electrode pad; a peripheral withstand voltage holding structure formed in a peripheral region surrounding the first main electrode and the first control electrode pad on the first main surface; a second main electrode formed on the second main surface and electrically connected to the semiconductor base; a second control electrode pad formed on the second main surface; and a second insulating film interposed between the semiconductor base and the second control electrode pad, wherein the second control electrode pad is surrounded by the second main electrode.Type: GrantFiled: January 28, 2020Date of Patent: November 23, 2021Assignee: Mitsubishi Electric CorporationInventor: Katsumi Satoh
-
Patent number: 11183388Abstract: A semiconductor device is provided. The semiconductor device includes: a first region formed on a front surface side of a semiconductor substrate; a drift region formed closer to a rear surface of the semiconductor substrate than the first region is; a buffer region that: is formed closer to the rear surface of the semiconductor substrate than the drift region is; and has one or more peaks of an impurity concentration that are higher than an impurity concentration of the drift region; and a lifetime killer that: is arranged on a rear surface side of the semiconductor substrate; and shortens a carrier lifetime, wherein a peak of a concentration of the lifetime killer is arranged between: a peak that is closest to a front surface of the semiconductor substrate among the peaks of the impurity concentration in the buffer region; and the rear surface of the semiconductor substrate.Type: GrantFiled: July 20, 2020Date of Patent: November 23, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takahiro Tamura, Yuichi Onozawa, Misaki Takahashi
-
Patent number: 11139278Abstract: A low parasitic inductance power module, which includes an input power terminal, an output power terminal, a top metal insulating substrate, a bottom metal insulating substrate and a plastic package shell, wherein the input power terminal includes a positive power terminal and a negative power terminal, the top metal insulating substrate and the bottom metal insulating substrate are stacked, chips are sintered on faces of both the top metal insulating substrate and the bottom metal insulating substrate opposite to each other, and the positive power terminal, the negative power terminal, and the output power terminal are all electrically connected with the chips; and the output power terminal includes a welding portion and a connecting portion located outside the plastic package shell, and the welding portion is located between the top metal insulating substrate and the bottom metal insulating substrate.Type: GrantFiled: June 27, 2017Date of Patent: October 5, 2021Assignee: YANGZHOU GUOYANG ELECTRONIC CO., LTD.Inventors: Ligang Niu, Yulin Wang, Hesong Teng, Wenhui Xu
-
Patent number: 11139291Abstract: A semiconductor device is provided, including a semiconductor substrate, wherein the semiconductor substrate has: a diode region; a transistor region; and a boundary region that is positioned between the diode region and the transistor region, the boundary region includes a defect region that is provided: at a predetermined depth position on a front surface-side of the semiconductor substrate; and to extend from an end portion of the boundary region adjacent to the diode region toward the transistor region, at least part of the boundary region does not include a first conductivity-type emitter region exposed on a front surface of the semiconductor substrate, and the transistor region does not have the defect region below a mesa portion that is sandwiched by two adjacent trench portions, and closest to the boundary region among the mesa portions having the emitter region.Type: GrantFiled: November 29, 2019Date of Patent: October 5, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventors: Takahiro Tamura, Yuichi Onozawa, Misaki Takahashi, Kaname Mitsuzuka, Daisuke Ozaki, Akinori Kanetake
-
Patent number: 11127846Abstract: A HEMT device includes a gate electrode disposed on a semiconductor layer; a first dielectric layer disposed on the gate electrode and having a first recess on a first side of the gate electrode, wherein a bottom surface of the first recess is lower than a top surface of the gate electrode; a source field plate disposed on the first dielectric layer and extending from a second side of the gate electrode into the first recess; a second dielectric layer disposed on the source field plate; a source electrode disposed on the second dielectric layer and electrically connected to the source field plate; a third dielectric layer disposed on the source electrode; and a drain structure disposed on the first side of the gate electrode and passing through the third dielectric layer, wherein the first recess is located between the drain structure and the gate structure.Type: GrantFiled: July 12, 2019Date of Patent: September 21, 2021Assignee: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventor: Chih-Yen Chen
-
Patent number: 11121253Abstract: A semiconductor device includes a deep well region located on a substrate, a drift region located in the deep well region, a first gate electrode that overlaps with the first body region and the drift region, a second gate electrode that overlaps with the second body region and the drift region, a first source region and a second source region located in the first and second body regions, respectively, a drain region located in the drift region and disposed between the first gate electrode and the second gate electrode, a silicide layer located on the substrate, a first non-silicide layer located between the drain region and the first gate electrode, wherein the first non-silicide layer extends over a top surface of the first gate electrode, and a first field plate contact plug in contact with the first non-silicide layer.Type: GrantFiled: March 4, 2020Date of Patent: September 14, 2021Assignee: Key Foundry Co., Ltd.Inventors: Jin Seong Chung, Tae Hoon Lee
-
Patent number: 11107887Abstract: A semiconductor device includes: an n-type semiconductor substrate having a cell region and a termination region provided around the cell region; a p-type anode layer provided on an upper surface of the n-type semiconductor substrate in the cell region; an n-type buffer layer provided on a lower surface of the n-type semiconductor substrate; and a p-type layer provided on the lower surface of the n-type buffer layer in the termination region and deeper than the n-type buffer layer.Type: GrantFiled: June 14, 2019Date of Patent: August 31, 2021Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Patent number: 11101375Abstract: A semiconductor device includes a semiconductor part having a first surface and a second surface opposite to the first surface, a first electrode on the first surface, a second electrode on the second surface, first to third control electrodes between the first electrode and the semiconductor part. The first to third control electrodes are biased independently from each other. The semiconductor part includes a first layer of a first-conductivity-type, a second layer of a second-conductivity-type, a third layer of the first-conductivity-type and the fourth layer of the second-conductivity-type. The second layer is provided between the first layer and the first electrode. The third layer is selectively provided between the second layer and the first electrode. The fourth layer is provided between the first layer and the second electrode. The second layer opposes the first to third control electrode with insulating films interposed.Type: GrantFiled: September 17, 2019Date of Patent: August 24, 2021Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Tomoko Matsudai, Yoko Iwakaji, Takeshi Suwa
-
Patent number: 11069529Abstract: To provide a semiconductor device, wherein each of a transistor portion and a diode portion that are arrayed along an array direction has: a second-conductivity type base region provided above a first-conductivity type drift region inside a semiconductor substrate; a plurality of trench portions that penetrate the base region from an upper surface of the semiconductor substrate, extend at the upper surface of the semiconductor substrate and in a direction of extension perpendicular to the array direction, and have conductive portions provided therein; and a lower-surface side lifetime control region that lies on a lower-surface side in the semiconductor substrate, and from the transistor portion to the diode portion, and includes a lifetime killer. In the array direction, the transistor portion may have a portion provided with the lower-surface side lifetime control region, and another portion not provided with the lower-surface side lifetime control region.Type: GrantFiled: June 28, 2019Date of Patent: July 20, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventor: Tatsuya Naito
-
Patent number: 11063141Abstract: An insulated gate field effect bipolar transistor (IGFEBT) includes a substrate, a deep well (DW) region, a first conductivity type well region, a gate structure, a source region and a drain region located on the first conductivity type well region at both sides of the gate structure, an anode, and a cathode. The source region includes a first doped region and a second doped region between the first doped region and the gate structure, and the drain region includes a third doped region and a fourth doped region formed on the third doped region. The substrate, the first and fourth doped regions are of the first conductivity type, and the DW region, the second and the third doped regions are of a second conductivity type. The anode is electrically coupled to the fourth doped region, and the cathode is electrically coupled to the first and second doped regions.Type: GrantFiled: May 26, 2020Date of Patent: July 13, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventor: Chun-Sheng Chen
-
Patent number: 11043555Abstract: A semiconductor device includes a semiconductor substrate, a transistor section, a diode section, and a boundary section provided between the transistor section and the diode section in the semiconductor substrate. The transistor section has gate trench portions which are provided from an upper surface of the semiconductor substrate to a position deeper than that of an emitter region, and to each of which a gate potential is applied. An upper-surface-side lifetime reduction region is provided on the upper surface side of the semiconductor substrate in the diode section and a partial region of the boundary section, and is not provided in a region that is overlapped with the gate trench portion in the transistor section in a surface parallel to the upper surface of the semiconductor substrate.Type: GrantFiled: November 26, 2018Date of Patent: June 22, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventor: Soichi Yoshida
-
Patent number: 11011510Abstract: An electronic device includes an ESD protection device with implanted regions that extend around a finger shape with a straight portion and elongated turn portions, and contacts that extend only in the straight portion, where the turn portions include elongated lightly doped implanted regions to mitigate turn on of a curvature PNP transistor for uniform device breakdown performance. Adjacent finger structures are spaced apart from one another to mitigate thermal transfer between device fingers.Type: GrantFiled: October 4, 2019Date of Patent: May 18, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Christopher Boguslaw Kocon
-
Patent number: 10943891Abstract: A semiconductor module includes a base plate for dissipating heat and a body having a bottom surface facing the base plate, a top surface opposite the bottom surface, and side surfaces between the bottom and top surfaces, wherein a first main electrode through which a first main current flows faces a first side surface among the side surfaces, and a second main electrode through which a second main current flows faces a second side surface opposite the first side surface. A power conversion apparatus includes a plurality of the semiconductor modules, wherein a cylindrical section is formed by arranging the semiconductor modules to surround a predetermined position, some of the first and second main electrodes are arranged on a first ring-shaped end surface at one end of the cylindrical section, and remaining electrodes are arranged on a second ring-shaped end surface at another end of the cylindrical section.Type: GrantFiled: March 25, 2019Date of Patent: March 9, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventor: Yuji Sano
-
Patent number: 10930770Abstract: A power semiconductor device includes a semiconductor body, a first load terminal structure arranged at a front side of the semiconductor body, and a second load terminal structure arranged at a back side of the semiconductor body, and configured for controlling a load current between the load terminal structures by means of at least one transistor cell. The at least one transistor cell is at least partially included in the semiconductor body and electrically connected to the first load terminal structure on one side and to a drift region on the other side, the drift region being of a first conductivity type. The semiconductor body further includes: a transistor short region of the first conductivity type, wherein a transition between the transistor short region and the first load terminal structure forms a Schottky contact; and a separation region of a second conductivity type separating the transistor short and drift regions.Type: GrantFiled: August 16, 2018Date of Patent: February 23, 2021Assignee: Infineon Technologies AGInventors: Hans-Guenter Eckel, Quang Tien Tran
-
Patent number: 10923578Abstract: A semiconductor device includes a transistor. The transistor includes a drift region of a first conductivity type in a semiconductor substrate having a first main surface, a body region of a second conductivity type between the drift region and the first main surface, and a plurality of trenches in the first main surface and patterning the semiconductor substrate into a plurality of mesas including a first mesa and a dummy mesa. The plurality of trenches includes at least one active trench. The first mesa is arranged at a first side of the active trench, and the dummy mesa is arranged at a second side of the active trench. A gate electrode is arranged in the active trench, and a source region of the first conductivity type is in the first mesa. A one-sided channel of the transistor is configured to be formed in the first mesa.Type: GrantFiled: December 13, 2018Date of Patent: February 16, 2021Assignee: Infineon Technologies Austria AGInventors: Caspar Leendertz, Markus Bina, Matteo Dainese, Alice Pei-Shan Hsieh, Christian Philipp Sandow
-
Patent number: 10892295Abstract: An imaging sensor array comprises an epitaxial germanium layer disposed on a silicon layer, and an electrically biased photoelectron collector arranged on the silicon layer, on a side opposite the germanium layer.Type: GrantFiled: May 1, 2018Date of Patent: January 12, 2021Assignee: Microsoft Technology Licensing, LLCInventors: Satyadev Hulikal Nagaraja, Onur Can Akkaya, Cyrus Soli Bamji
-
Patent number: 10848052Abstract: The present invention concerns a method for controlling the temperature of a multi-die power module, comprising: determining and memorizing a first weighted arithmetic mean of junction temperatures of the dies of the multi-die power module, determining successively another weighted arithmetic mean of junction temperatures of the dies, checking if the difference between the other weighted arithmetic mean and the memorized weighted arithmetic mean is lower than a first predetermined value, enabling a modification of the duty cycle of an input signal to apply to at least one selected die of the multi-die power module if the difference is lower than a first predetermined value, disabling a modification of the duty cycle of the input signal to apply to the at least one die of the multi-die power module if the difference is not lower than the first predetermined value.Type: GrantFiled: November 24, 2017Date of Patent: November 24, 2020Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Jeffrey Ewanchuk, Julio Cezar Brandelero, Stefan Mollov, Jonathan Robinson
-
Semiconductor device having IGBT and diode with field stop layer formed of hydrogen donor and helium
Patent number: 10840099Abstract: Plural sessions of proton irradiation are performed by differing ranges from a substrate rear surface side. After first to fourth n-type layers of differing depths are formed, the protons are activated. Next, helium is irradiated to a position deeper than the ranges of the proton irradiation from the substrate rear surface, introducing lattice defects. When the amount of lattice defects is adjusted by heat treatment, protons not activated in a fourth n-type layer are diffused, forming a fifth n-type layer contacting an anode side of the fourth n-type layer and having a carrier concentration distribution that decreases toward the anode side by a more gradual slope than that of the fourth n-type layer. The fifth n-type layer that includes protons and helium and the first to fourth n-type layers that include protons constitute an n-type FS layer. Thus, a semiconductor device having improved reliability and lower cost may be provided.Type: GrantFiled: July 25, 2019Date of Patent: November 17, 2020Assignee: FUJI ELECTRIC CO., LTD.Inventors: Kouji Mukai, Souichi Yoshida -
Patent number: 10811529Abstract: A transistor device comprises at least one gate electrode, a gate runner connected to the at least one gate electrode and arranged on top of a semiconductor body, a plurality of gate pads arranged on top of the semiconductor body, and a plurality of resistor arrangements. Each gate pad is electrically connected to the gate runner via a respective one of the plurality of resistor arrangements, and each of the resistor arrangements has an electrical resistance, wherein the resistances of the plurality of resistor arrangements are different.Type: GrantFiled: April 10, 2019Date of Patent: October 20, 2020Assignee: Infineon Technologies Austria AGInventors: Andreas Riegler, Christian Fachmann, Bjoern Fischer, Franz Hirler, Gabor Mezoesi, Hans Weber
-
Patent number: 10763345Abstract: In a semiconductor device, a boundary area is between an IGBT region and a diode region. In other words, the boundary region is at a position adjacent to the diode region. The boundary region has a lower ratio of formation of a high-concentration P-type layer than the IGBT region. Accordingly, during recovery, hole injection from the IGBT region to the diode region can be inhibited. The reduced ratio of formation of the high-concentration P-type layer in the boundary region also reduces the amount of hole injection from the high-concentration P-type layer of the boundary region. Thus, it inhibits an increase in maximum reverse current during the recovery, and also decreases the carrier density on the cathode side to inhibit an increase in tail electrical current, so that the semiconductor device reduces switching loss and is highly resistant to recovery destruction.Type: GrantFiled: April 24, 2019Date of Patent: September 1, 2020Assignee: DENSO CORPORATIONInventors: Koichi Murakawa, Masakiyo Sumitomo, Shigeki Takahashi
-
Patent number: 10748988Abstract: A semiconductor device has an element part and an outer peripheral part, and a deep layer is formed in the outer peripheral part more deeply than a base layer. When a position of the deep layer closest to the element part is defined as a boundary position, a distance between the boundary position and a position closest to the outer peripheral part in an emitter region is defined as a first distance, and a distance between the boundary position and a position of an end of a collector layer is defined as a second distance, the first distance and the second distance are adjusted such that a carrier density in the outer peripheral part is lowered based on breakdown voltage in the outer peripheral part lowered by the deep layer.Type: GrantFiled: July 8, 2019Date of Patent: August 18, 2020Assignee: DENSO CORPORATIONInventors: Masanori Miyata, Shigeki Takahashi, Masakiyo Sumitomo, Tomofusa Shiga
-
Patent number: 10734506Abstract: A semiconductor device that includes transistor and diode regions in one semiconductor substrate achieves favorable tolerance during recovery behaviors of diodes. A semiconductor base includes an n?-type drift layer in the IGBT and diode regions. In the IGBT region, the semiconductor base includes a p-type base layer formed on the n?-type drift layer, a p+-type diffusion layer and an n+-type emitter layer formed selectively on the p-type base layer, the diffusion layer having a higher p-type impurity concentration than the p-type base layer, and gate electrodes facing the p-type base layer via a gate insulating film. In the diode region, the semiconductor base includes a p?-type anode layer formed on the n?-type drift layer. The p+-type diffusion layer has a higher p-type impurity concentration than the p?-type anode layer, and has a smaller depth and a lower p-type impurity concentration as approaching the diode region.Type: GrantFiled: January 23, 2019Date of Patent: August 4, 2020Assignee: Mitsubishi Electric CorporationInventors: Ryu Kamibaba, Tetsuo Takahashi, Akihiko Furukawa
-
Patent number: 10727225Abstract: According to one embodiment, a semiconductor device includes a first electrode, a first semiconductor region, a second semiconductor region, a third semiconductor region, a fourth semiconductor region, a gate electrode, a fifth semiconductor region, a sixth semiconductor region, a seventh semiconductor region, an eighth semiconductor region, and a second electrode. The first semiconductor region is provided on the first electrode. The eighth semiconductor region surrounds the third semiconductor region, the sixth semiconductor region, and the seventh semiconductor region. The eighth semiconductor region includes a first region and a second region respectively arranged with the third semiconductor region and the seventh semiconductor region in a third direction. A lower end of the second region is positioned higher than a lower end of the first region.Type: GrantFiled: July 9, 2018Date of Patent: July 28, 2020Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Ryohei Gejo
-
Patent number: 10727228Abstract: A stacked integrated circuit encompasses a lower chip including a lower semiconductor element and an upper surface-electrode electrically connected to an upper main-electrode region of the lower semiconductor element, the upper main-electrode region is located on an upper-surface side of the lower semiconductor element; and an upper chip including an upper semiconductor element and a lower surface-electrode electrically connected to a lower main-electrode region of the upper semiconductor element, the lower main-electrode region is located on a lower-surface side of the upper semiconductor element, the lower surface-electrode is metallurgically in contact with the upper surface-electrode.Type: GrantFiled: December 27, 2018Date of Patent: July 28, 2020Assignee: FUJI ELECTRIC CO., LTD.Inventor: Morio Iwamizu
-
Patent number: 10720518Abstract: A semiconductor device includes a drift layer, a base layer, a collector layer, gate insulating films, gate electrodes, an emitter region, a first electrode and a second electrode. The base layer is provided on the drift layer. The drift layer is provided between the base layer and the collector layer. The gate insulating films are respectively provided on wall surfaces of trenches penetrating the base layer to reach the drift layer. The gate electrodes are respectively provided on the gate insulating films. The emitter region is provided in a surface layer portion of the base layer, and is in contact with the trenches. The first electrode is electrically coupled with the base layer and the emitter region. The second electrode is electrically coupled with the collector layer. Some gate electrodes are applied with a gate voltage. Other gate electrodes are electrically coupled to the first electrode.Type: GrantFiled: March 13, 2019Date of Patent: July 21, 2020Assignee: DENSO CORPORATIONInventor: Masakiyo Sumitomo
-
Patent number: 10700217Abstract: A semiconductor device includes second and third semiconductor layers provided on a first semiconductor layer. The second semiconductor layer includes a recess portion and an outer edge portion. The third semiconductor layer is away from the second semiconductor layer in a first direction along a first boundary between the first semiconductor layer and the recess portion. The second semiconductor layer has first and second distributions of a second conductivity type impurity at a vicinity of the first boundary and at a vicinity of a second boundary between the outer edge portion and the first semiconductor layer, respectively. The third semiconductor layer has a third distribution of a second conductivity type impurity at a vicinity of a third boundary between the first semiconductor layer and the third semiconductor layer. The first distribution is substantially same as the second distribution. The third distribution is substantially same as the second distribution.Type: GrantFiled: December 28, 2018Date of Patent: June 30, 2020Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventor: Masato Izumi
-
Patent number: 10686038Abstract: An RC-IGBT includes a semiconductor body incorporating a field stop zone where the base region and the field stop zone are both formed using an epitaxial process and the field stop zone has an enhanced doping profile to realize improved soft-switching performance for the semiconductor device. In alternate embodiments, RC-IGBT device, including the epitaxial layer field stop zone, are realized through a fabrication process that uses front side processing only to form the backside contact regions and the front side device region. The fabrication method forms an RC-IGBT device using front side processing to form the backside contact regions and then using wafer bonding process to flip the semiconductor structure onto a carrier wafer so that front side processing is used again to form the device region.Type: GrantFiled: November 2, 2018Date of Patent: June 16, 2020Assignee: ALPHA AND OMEGA SEMICONDUCTOR (CAYMAN) LTD.Inventors: Hongyong Xue, Lei Zhang, Brian Schorr, Chris Wiebe, Wenjun Li
-
Patent number: 10651168Abstract: Embodiments of an RF amplifier package include a body section comprising an upper surface having first and second opposing edge sides, and a die pad vertically recessed beneath the upper surface and comprising first and second opposing sides and a third side intersecting with the first and second sides. Embodiments also include first and second leads disposed on the upper surface, the second lead extending from adjacent to the second side to the second edge side; and a biasing strip connected to the second lead and disposed on the upper surface adjacent to the third side. Other embodiments include packaged RF amplifiers comprising an RF amplifier package, and an RF transistor mounted on the die pad and comprising: a control terminal electrically coupled to the first lead, a reference potential terminal directly facing and electrically connected to the die pad, and an output terminal electrically connected to the second lead.Type: GrantFiled: September 19, 2018Date of Patent: May 12, 2020Assignee: Cree, Inc.Inventors: Timothy Canning, Bjoern Herrmann, Richard Wilson
-
Patent number: 10629685Abstract: An RC-IGBT having a transistor portion and diode portion is provided. An RC-IGBT having a transistor portion and diode portion, and including: a semiconductor substrate; drift region of the first conductivity type provided on the upper surface side of the semiconductor substrate; base region of the second conductivity type provided above the drift region; source region of the first conductivity type provided above the base region; and two or more trench portions provided passing through the source region and the base region from the upper end side of the source region is provided. The diode portion includes: a source region; contact trench provided between two adjacent trench portions of the two or more trench portions on the upper surface side of the semiconductor substrate; and contact layer of the second conductivity type provided below the contact trench, whose doping concentration is higher than a doping concentration of the base region.Type: GrantFiled: August 28, 2018Date of Patent: April 21, 2020Assignee: FUJI ELECTRIC CO., LTD.Inventor: Tatsuya Naito
-
Patent number: 10629678Abstract: A method of manufacturing a semiconductor device having an insulated gate bipolar transistor portion and a freewheeling diode portion. The method includes introducing an impurity to a rear surface of a semiconductor substrate, performing first heat treating to activate the impurity to form a field stop layer, performing a first irradiation to irradiate light ions from the rear surface of semiconductor substrate to form, in the semiconductor substrate, a first low-lifetime region, performing a second irradiation to irradiate the light ions from the rear surface of the semiconductor substrate to form, in the field stop layer, a second low-lifetime region, and performing second heat treating to reduce a density of defects generated in the field stop layer when the second irradiation is performed. Each of the first and second low-lifetime regions has a carrier lifetime thereof shorter than that of any region of the semiconductor device other than the first and second low-lifetime regions.Type: GrantFiled: August 25, 2017Date of Patent: April 21, 2020Assignees: FUJI ELECTRIC CO., LTD., DENSO CORPORATIONInventors: Souichi Yoshida, Seiji Noguchi, Kenji Kouno, Hiromitsu Tanabe
-
Patent number: 10606141Abstract: In an electrooptical device, a plurality of scanning lines extend between a first side of a display region and a scanning line driving circuit. A semiconductor sensor is provided between the scanning line driving circuit and the first side of the display region, the semiconductor sensor including a sensor semiconductor layer which is on the same layer as a semiconductor layer of a pixel transistor. The semiconductor sensor is a diode temperature sensor, and includes a plurality of diode elements (sensor elements) that are disposed along the first side of the display region and electrodes that electrically connect the plurality of diode elements.Type: GrantFiled: May 7, 2018Date of Patent: March 31, 2020Assignee: SEIKO EPSON CORPORATIONInventor: Shinsuke Fujikawa
-
Patent number: 10586793Abstract: A semiconductor device includes a plurality of forward conducting insulated-gate bipolar transistor cells configured to conduct a current in a forward operating mode of the semiconductor device and to block a current in a reverse operating mode of the semiconductor device. The semiconductor device also includes a plurality of reverse conducting insulated-gate bipolar transistor cells configured to conduct a current both in the forward operating mode and in the reverse operating mode. A corresponding method for operating a semiconductor device is also disclosed.Type: GrantFiled: November 14, 2017Date of Patent: March 10, 2020Assignee: Infineon Technologies AGInventors: Tomas Manuel Reiter, Frank Wolter
-
Patent number: 10580853Abstract: A method of manufacturing a semiconductor device having an insulated gate bipolar transistor portion and a freewheeling diode portion. The method includes introducing an impurity to a rear surface of a semiconductor substrate, performing first heat treating to activate the impurity to form a field stop layer, performing a first irradiation to irradiate light ions from the rear surface of semiconductor substrate to form, in the semiconductor substrate, a first low-lifetime region, performing a second irradiation to irradiate the light ions from the rear surface of the semiconductor substrate to form, in the field stop layer, a second low-lifetime region, and performing second heat treating to reduce a density of defects generated in the field stop layer when the second irradiation is performed. Each of the first and second low-lifetime regions has a carrier lifetime thereof shorter than that of any region of the semiconductor device other than the first and second low-lifetime regions.Type: GrantFiled: August 25, 2017Date of Patent: March 3, 2020Assignees: FUJI ELECTRIC CO., LTD., DENSO CORPORATIONInventors: Souichi Yoshida, Seiji Noguchi, Kenji Kouno, Hiromitsu Tanabe
-
Patent number: 10563501Abstract: In one aspect, an electromagnetic (EM) telemetry device is disclosed including an EM telemetry circuit capable of transmitting a pulsed high power EM telemetry signal, wherein the high power EM telemetry signal has a peak or average pulse power of about 20 W to about 2000 W.Type: GrantFiled: June 19, 2016Date of Patent: February 18, 2020Assignee: FASTCAP SYSTEMS CORPORATIONInventors: John J. Cooley, Riccardo Signorelli, Morris Green, Joseph K. Lane, Dan Stiurca
-
Patent number: 10559663Abstract: A semiconductor device is provided, including: a semiconductor substrate; a transistor section provided in the semiconductor substrate; and a diode section provided in the semiconductor substrate being adjacent to the transistor section, wherein the diode section includes: a second conductivity-type anode region; a first conductivity-type drift region; a first conductivity-type cathode region; a plurality of dummy trench portions arrayed along a predetermined array direction; a contact portion provided along an extending direction of the plurality of dummy trench portions that is different from the array direction; and a lower-surface side semiconductor region provided directly below a portion of the contact portion at an outer end in the extending direction.Type: GrantFiled: October 13, 2017Date of Patent: February 11, 2020Assignee: FUJI ELECTRIC CO., LTD.Inventor: Tatsuya Naito
-
Patent number: 10535760Abstract: An IGBT die structure includes an auxiliary P well region. A terminal, that is not connected to any other IGBT terminal, is coupled to the auxiliary P well region. To accelerate IGBT turn on, a current is injected into the terminal during the turn on time. The injected current causes charge carriers to be injected into the N drift layer of the IGBT, thereby reducing turn on time. To accelerate IGBT turn off, charge carriers are removed from the N drift layer by drawing current out of the terminal. To reduce VCE(SAT), current can also be injected into the terminal during IGBT on time. An IGBT assembly involves the IGBT die structure and an associated current injection/extraction circuit. As appropriate, the circuit injects or extracts current from the terminal depending on whether the IGBT is in a turn on time or is in a turn off time.Type: GrantFiled: January 21, 2018Date of Patent: January 14, 2020Assignee: LITTELFUSE, INC.Inventor: Kyoung Wook Seok
-
Patent number: 10522674Abstract: A semiconductor device includes a semiconductor layer that has a transistor structure including a p type source region, a p type drain region, an n type body region between the p type source region and the p type drain region, and a gate electrode facing the n type body region and a voltage-regulator diode that is disposed at the semiconductor layer and that has an n type portion connected to the p type source region and a p type portion connected to the gate electrode, in which the transistor structure and the voltage-regulator diode are unified into a single-chip configuration.Type: GrantFiled: May 17, 2017Date of Patent: December 31, 2019Assignee: ROHM CO., LTD.Inventor: Kentaro Nasu
-
Patent number: 10510832Abstract: A semiconductor device including: a drift region formed on a semiconductor substrate; a gate trench portion provided on an upper surface of the semiconductor substrate; a first and second mesa portion adjacent to one and the other of the gate trench portions; an accumulation region provided above the drift region in the first mesa portion; a base region provided above the accumulation region; a emitter region provided between the base region and the upper surface of the semiconductor substrate; an intermediate region provided above the drift region in the second mesa portion; a contact region provided above the intermediate region, wherein the gate trench portion has a gate conductive portion; a bottom portion of the gate conductive portion has a first step and second step; and, at least part of the intermediate region is provided between the steps and the bottom portion of the gate trench portion will be provided.Type: GrantFiled: June 22, 2018Date of Patent: December 17, 2019Assignee: FUJI ELECTRIC CO., LTD.Inventor: Tatsuya Naito
-
Patent number: 10483383Abstract: A semiconductor device includes a semiconductor body. The semiconductor body has a first surface and a second surface opposite to the first surface. A transistor cell structure is provided in the semiconductor body. A gate contact structure includes a gate line electrically coupled to a gate electrode layer of the transistor cell structure, and a gate pad electrically coupled to the gate line. A gate resistor structure is electrically coupled between the gate pad and the gate electrode layer. An electric resistivity of the gate resistor structure is greater than the electric resistivity of the gate electrode layer.Type: GrantFiled: March 14, 2018Date of Patent: November 19, 2019Assignee: Infineon Technologies Dresden GmbH & Co. KGInventors: Joachim Weyers, Katarzyna Kowalik-Seidl, Andreas Schloegl, Enrique Vecino Vazquez
-
Patent number: 10483356Abstract: A power semiconductor device and method for making same are disclosed. The device includes a source bonding pad and a drain bonding pad, a drain metallization structure including a drain field plate connected to the drain bonding pad, and a source metallization structure comprising a source field plate connected to the source bonding pad. At least a portion of at least one of the bonding pads is situated directly over an active area. A dimension of at least one of the field plates varies depending upon the structure adjacent to the field plate.Type: GrantFiled: February 27, 2018Date of Patent: November 19, 2019Assignee: SILICONIX INCORPORATEDInventors: Max Shih-kuan Chen, Hao-Che Chien, Loizos Efthymiou, Florin Udrea, Giorgia Longobardi, Gianluca Camuso
-
Patent number: 10475782Abstract: Provided are an ESD protection diode and an electronic device including the same. An ESD protection diode and an electronic device including the same according to an embodiment of the inventive concept include first to fifth wells. The first well is connected to a first voltage terminal. The second well is connected to a second voltage terminal. The third well is connected to the input/output terminal. The fourth well is disposed between the first well and the third well, and the fifth well is disposed between the second well and the third well. The first to third wells are N-type wells, and the fourth and fifth wells are P-type wells. The first well includes a first N+ diffusion region and the second well includes a second N+ diffusion region. The fourth well includes a first P+ diffusion region and the fifth well includes a second P+ diffusion region.Type: GrantFiled: September 22, 2017Date of Patent: November 12, 2019Assignees: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE, INDUSTRY-ACADEMIC COOPERATION FOUNDATION, DANKOOK UNIVERSITYInventors: Jimin Oh, Yong-Seo Koo, Yil Suk Yang, Jongdae Kim
-
Patent number: 10475911Abstract: Some embodiments relate to a semiconductor device that includes a body region of a field effect transistor structure formed in a semiconductor substrate between a drift region of the field effect transistor structure and a source region of the field effect transistor structure. The semiconductor substrate includes chalcogen atoms at an atom concentration of less than 1×1013 cm?3 at a p-n junction between the body region and the drift region, and at least part of the source region includes chalcogen atoms at an atom concentration of greater than 1×1014 cm?3. Additional semiconductor device embodiments and corresponding methods of manufacture are described.Type: GrantFiled: January 22, 2019Date of Patent: November 12, 2019Assignee: Infineon Technologies AGInventors: Hans-Joachim Schulze, Philip Christoph Brandt, Andre Rainer Stegner