Combined With Other Solid-state Active Device In Integrated Structure Patents (Class 257/140)
-
Patent number: 8716746Abstract: In a semiconductor device, an IGBT cell includes a trench passing through a base layer of a semiconductor substrate to a drift layer of the semiconductor substrate, a gate insulating film on an inner surface of the trench, a gate electrode on the gate insulating film, a first conductivity-type emitter region in a surface portion of the base layer, and a second conductivity-type first contact region in the surface portion of the base layer. The IGBT cell further includes a first conductivity-type floating layer disposed within the base layer to separate the base layer into a first portion including the emitter region and the first contact region and a second portion adjacent to the drift layer, and an interlayer insulating film disposed to cover an end of the gate electrode. A diode cell includes a second conductivity-type second contact region in the surface portion of the base layer.Type: GrantFiled: August 9, 2011Date of Patent: May 6, 2014Assignees: DENSO CORPORATION, Toyota Jidosha Kabushiki KaishaInventors: Masaki Koyama, Yasushi Ookura, Akitaka Soeno, Tatsuji Nagaoka, Takahide Sugiyama, Sachiko Aoi, Hiroko Iguchi
-
Publication number: 20140117408Abstract: Disclosed herein is a unit power module including: a first semiconductor chip having one surface on which a 1-1-th electrode and a 1-2-th electrode spaced apart from the 1-1-th electrode are formed and the other surface on which a 1-3-th electrode is formed, a second semiconductor chip having one surface on which a 2-1-th electrode is formed and the other surface on which a 2-2-th electrode is formed, a first metal plate contacting the 1-1-th electrode of the first semiconductor chip and the 2-1-th electrode of the second semiconductor chip, a second metal plate contacting the 1-2-th electrode of the first semiconductor chip and spaced apart from the first metal plate, a third metal plate contacting the 1-3-th electrode of the first semiconductor chip and the 2-2-th electrode of the second semiconductor chip, and a sealing member formed to surround the first metal plate, the second metal plate, and the third metal plate.Type: ApplicationFiled: March 1, 2013Publication date: May 1, 2014Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTDInventors: Tae Hyun Kim, Bum Seok Suh, Do Jae Yoo, Kwang Soo Kim
-
Patent number: 8710644Abstract: A semiconductor unit of certain aspects of the invention includes electrically conductive plates in the shape of the letter L, each consisting of a horizontally disposed leg portion and a vertically disposed flat body portion that is perpendicular to a cooling plate adhered to the bottom of the semiconductor unit. A pair of the vertically disposed flat body portions sandwiches a semiconductor chip. Owing to this construction, the heat generated in the semiconductor chip can be conducted away through the both surfaces of the chip, thus improving cooling performance. Since the heat is conducted away through the leg portions of the L-shaped electrically conductive plates a projected planar area occupied by the cooling plate required for cooling the semiconductor unit is reduced. Therefore, the size of the semiconductor unit can be reduced.Type: GrantFiled: May 16, 2011Date of Patent: April 29, 2014Assignee: Fuji Electric Co., Ltd.Inventor: Kenichiro Sato
-
Publication number: 20140103393Abstract: According to an exemplary implementation, a power component includes a component substrate and a power semiconductor device electrically and mechanically coupled to the component substrate. The power component also includes at least one first peripheral contact and at least one second peripheral contact situated on the component substrate. A power semiconductor device is situated between the at least one first peripheral contact and the at least one second peripheral contact. The at least one first peripheral contact, the at least one second peripheral contact, and a surface electrode of the power semiconductor device are configured for surface mounting. The at least one first peripheral contact can be electrically coupled to the power semiconductor device.Type: ApplicationFiled: September 4, 2013Publication date: April 17, 2014Applicant: INTERNATIONAL RECTIFIER CORPORATIONInventors: Mark Pavier, Daniel Cutler, Scott Palmer, Clive O'Dell, Rupert Burbidge
-
Patent number: 8692288Abstract: Semiconductor structures and methods of manufacture semiconductors are provided which relate to heterojunction bipolar transistors. The structure includes two devices connected by metal wires on a same wiring level. The metal wire of a first of the two devices is formed by selectively forming a metal cap layer on copper wiring structures.Type: GrantFiled: June 21, 2012Date of Patent: April 8, 2014Assignee: International Business Machines CorporationInventors: James S. Dunn, Alvin J. Joseph, Anthony K. Stamper
-
Publication number: 20140091359Abstract: A semiconductor device includes a semiconductor substrate having one main surface in which an anode of a diode is formed. At a distance from the outer periphery of the anode, a guard ring is formed to surround the anode. The anode includes a p+-type diffusion region, a p?-type region, and an anode electrode. The p?-type region is formed as a region of relatively high electrical resistance sandwiched between the p+-type diffusion regions.Type: ApplicationFiled: July 24, 2013Publication date: April 3, 2014Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Eiko OTSUKI, Koji SADAMATSU, Yasuhiro YOSHIURA
-
Patent number: 8686467Abstract: A semiconductor device includes a semiconductor substrate in which a diode region and an IGBT region are formed, wherein a lower surface side of the semiconductor substrate comprises a low impurity region provided between a second conductivity type cathode region of the diode region and a first conductivity type collector region of the IGBT region. The low impurity region includes at least one of a first conductivity type first low impurity region which has a lower density of first conductivity type impurities than that in the collector region and a second conductivity type second low impurity region which has a lower density of second conductivity type impurities than that in the cathode region.Type: GrantFiled: September 11, 2012Date of Patent: April 1, 2014Assignee: Toyota Jidosha Kabushiki KaishaInventors: Shinya Iwasaki, Akitaka Soeno
-
Patent number: 8686468Abstract: A trench semiconductor power device with a termination area structure is disclosed. The termination area structure comprises a wide trench and a trenched field plate formed not only along trench sidewall but also on trench bottom of the wide trench by doing poly-silicon CMP so that the body ion implantation is blocked by the trenched field plate on the trench bottom to prevent the termination area underneath the wide trench from being implanted. Moreover, a contact mask is used to define both trenched contacts and source regions of the device for saving a source mask.Type: GrantFiled: November 7, 2012Date of Patent: April 1, 2014Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Publication number: 20140084336Abstract: According to one embodiment, an IGBT region includes: a collector layer of a first conductivity type, a drift layer of a second conductivity type, a body layer of the first conductivity type, and a second electrode extending to the drift layer and the body layer via a first insulating film in a stacking direction of a first electrode and the collector layer. A diode region includes: a cathode layer of the second conductivity type, the drift layer, an anode layer of the first conductivity type, and a conductive layer extending to the drift layer and the anode layer via a second insulating film in the stacking direction. The second electrode and the conductive layer are separated from one another at a predetermined distance.Type: ApplicationFiled: August 28, 2013Publication date: March 27, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoko Matsudai, Tadashi Matsuda, Kazutoshi Nakamura, Yuuichi Oshino
-
Publication number: 20140084335Abstract: A method for fabricating a semiconductor device in which a lifetime control region can be formed within a predetermined range with high positioning accuracy is provided. In a semiconductor device, an IGBT element region and a diode element region may be formed in one semiconductor substrate. The IGBT element region may include a second conductivity type drift layer and a first conductivity type body layer. The diode element region may include a second conductivity type drift layer and a first conductivity type anode layer. A concentration of heavy metal included in the drift layer of the diode element region may be set higher than a concentration of the heavy metal included in the drift layer of the IGBT element region.Type: ApplicationFiled: June 9, 2011Publication date: March 27, 2014Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Masaru Senoo, Tomoo Yamabuki
-
Publication number: 20140084337Abstract: A collector layer of a first conductivity type is provided in the IGBT region and the boundary region and functions as a collector of the IGBT in the IGBT region. A cathode layer of a second conductivity type is provided in the diode region apart from the collector layer and functions as a cathode of the diode. A drift layer of the second conductivity type is provided in the IGBT region, the boundary region, and the diode region, the drift layer being provided on sides of the collector layer and the cathode layer opposite the first electrode. A diffusion layer of the first conductivity type is provided in the boundary region on a side of the drift layer opposite the first electrode.Type: ApplicationFiled: September 10, 2013Publication date: March 27, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoko Matsudai, Tsuneo Ogura, Kazutoshi Nakamura, Yuichi Oshino, Hideaki Ninomiya, Yoshiko Ikeda
-
Publication number: 20140077261Abstract: An upper part of the termination region of the semiconductor substrate, an upper surface of the first diffusion layers and an upper surface of the first oxide film is etched in such a manner that the level of the upper surface of the semiconductor substrate in the termination region including the first oxide film and the first diffusion layers is lower than the level of the upper surface of the semiconductor substrate in the cell region. Then, a second oxide film is formed on the semiconductor substrate. An electrode is formed on the second oxide film so as to extend from the first region toward the cell region to the first diffusion layers in such a manner that the level of an upper surface of the electrode is lower than the level of the upper surface of the semiconductor substrate in the cell region.Type: ApplicationFiled: September 6, 2013Publication date: March 20, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yuichi Oshino, Tomoko Matsudai, Kazutoshi Nakamura, Shinichiro Misu, Takuma Hara
-
Publication number: 20140077260Abstract: The semiconductor device includes a plurality of first flat plates containing a material that absorbs an electromagnetic wave at a high frequency. Any of the first flat plates is disposed above the first connecting wire, and any other of the first flat plates is disposed above the second connecting wire.Type: ApplicationFiled: February 28, 2013Publication date: March 20, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoko SAKIYAMA, Kohei MORIZUKA
-
Publication number: 20140070270Abstract: IGBT and diode are formed with optimal electrical characteristics on the same semiconductor substrate. IGBT region and FWD region are provided on the same semiconductor substrate. There are a plurality of trenches at predetermined intervals in the front surface of an n? type semiconductor substrate, and P-type channel regions at predetermined intervals in the longitudinal direction of the trench between neighboring trenches, thereby configuring a MOS gate. The p-type channel region and n? type drift region are alternately disposed in longitudinal direction of the trench in the IGBT region. The p-type channel region and a p? type spacer region are alternately disposed in the longitudinal direction of the trench in the FWD region. Pitch in longitudinal direction of the trench of p-type channel region in the IGBT region is shorter than pitch in longitudinal direction of the trench of p-type channel region in the FWD region.Type: ApplicationFiled: September 12, 2013Publication date: March 13, 2014Applicant: FUJI ELECTRIC CO., LTD.Inventors: Souichi YOSHIDA, Toshihito KAMEI, Seiji NOGUCHI
-
Publication number: 20140070269Abstract: There is provided a semiconductor device such that it is possible to average the temperatures of a plurality of semiconductor chips simply by providing gate resistors. The semiconductor device includes a semiconductor module wherein a plurality of circuit substrates on which are mounted one or more semiconductor chips having a gate terminal and a gate resistor connected to the gate terminal are disposed in parallel, wherein the disposition distance of the gate resistor from the semiconductor chip is set based on the temperature of the semiconductor chip.Type: ApplicationFiled: August 12, 2013Publication date: March 13, 2014Applicant: FUJI ELECTRIC CO., LTD.Inventor: Yujin OKAMOTO
-
Publication number: 20140061720Abstract: According to one embodiment, a semiconductor device includes a first main electrode, a base layer of a first conductivity type, a barrier layer of the first conductivity type, a diffusion layer of a second conductivity type, a base layer of the second conductivity type, a first conductor layer, a second conductor layer, and a second main electrode. Bottoms of the barrier layer of the first conductivity type and the diffusion layer of the second conductivity type are positioned on the first main electrode side of lower ends of the first conductor layer and the second conductor layer. The barrier layer of the first conductivity type and the diffusion layer of the second conductivity type form a super junction proximally to tips of the first conductor layer and the second conductor layer.Type: ApplicationFiled: November 5, 2013Publication date: March 6, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kenichi MATSUSHITA
-
Patent number: 8659052Abstract: A semiconductor device including a semiconductor substrate in which a diode region and an IGBT region are formed is provided. The diode region includes a first layer embedded in a diode trench reaching a diode drift layer from an upper surface side of the semiconductor substrate, and a second layer which is buried in the first layer and which has a lower end located deeper than a boundary between a diode body layer and the diode drift layer. The second layer pressures the first layer in a direction from inside to outside of the diode trench. A lifetime control region is formed in the diode drift layer at least at the depth of the lower end of the second layer, and a crystal defect density inside the lifetime control region is higher than a crystal defect density outside the lifetime control region.Type: GrantFiled: September 14, 2012Date of Patent: February 25, 2014Assignee: Toyota Jidosha Kabushiki KaishaInventor: Tomoharu Ikeda
-
Publication number: 20140048847Abstract: Disclosed is a technique capable of reducing loss at the time of switching in a diode. A diode disclosed in the present specification includes a cathode electrode, a cathode region made of a first conductivity type semiconductor, a drift region made of a low concentration first conductivity type semiconductor, an anode region made of a second conductivity type semiconductor, an anode electrode made of metal, a barrier region formed between the drift region and the anode region and made of a first conductivity type semiconductor having a concentration higher than that of the drift region, and a pillar region formed so as to connect the barrier region to the anode electrode and made of a first conductivity type semiconductor having a concentration higher than that of the barrier region. The pillar region and the anode are connected through a Schottky junction.Type: ApplicationFiled: July 27, 2012Publication date: February 20, 2014Applicants: TOYOTA JIDOSHA KABUSHIKI KAISHA, KABUSHIKI KAISHA TOYOTA CHUO KENKYUSHOInventors: Yusuke Yamashita, Satoru Machida, Takahide Sugiyama, Jun Saito
-
Patent number: 8648385Abstract: A semiconductor device includes a semiconductor substrate with a first surface and a second surface. The semiconductor substrate has an element region including an IGBT region and a diode region located adjacent to the IGBT region. An IGBT element is formed in the IGBT region. A diode element is formed in the diode region. A heavily doped region of first conductivity type is located on the first surface side around the element region. An absorption region of first conductivity type is located on the second surface side around the element region. A third semiconductor region of second conductivity type is located on the second surface side around the element region.Type: GrantFiled: November 22, 2011Date of Patent: February 11, 2014Assignee: DENSO CORPORATIONInventors: Kenji Kouno, Hiromitsu Tanabe, Yukio Tsuzuki
-
Publication number: 20140034999Abstract: A semiconductor structure for facilitating an integration of power devices on a common substrate includes a first insulating layer formed on the substrate and an active region having a first conductivity type formed on at least a portion of the first insulating layer. A first terminal is formed on an upper surface of the structure and electrically connects with at least one other region having the first conductivity type formed in the active region. A buried well having a second conductivity type is formed in the active region and is coupled with a second terminal formed on the upper surface of the structure. The buried well and the active region form a clamping diode which positions a breakdown avalanche region between the buried well and the first terminal. A breakdown voltage of at least one of the power devices is a function of characteristics of the buried well.Type: ApplicationFiled: May 6, 2013Publication date: February 6, 2014Applicant: Azure Silicon LLCInventor: Jacek Korec
-
Publication number: 20140021509Abstract: A semiconductor configuration, which includes an epitaxial layer of the first conductivity type disposed on a highly doped substrate of first conductivity type; a layer of a second conductivity type introduced into the epitaxial layer; and a highly doped layer of the second conductivity type provided at the surface of the layer of the second conductivity type. Between the layer of the second conductivity type and the highly doped substrate of the first conductivity type, a plurality of Schottky contacts, which are in the floating state, are provided mutually in parallel in the area of the epitaxial layer.Type: ApplicationFiled: December 2, 2011Publication date: January 23, 2014Inventors: Ning Qu, Alfred Goerlach
-
Patent number: 8633511Abstract: A semiconductor device provided with: an island and an island which are separated from each other; leads which approach the islands at one end; a control element which is attached to the island and is connected to a lead through a thin metal wire; and a switching element which is attached to the island and is connected to the lead through a metal wire. Further, the thin metal wire and the thin metal wire are arranged so as to the intersect.Type: GrantFiled: February 25, 2010Date of Patent: January 21, 2014Assignee: ON Semiconductor Trading, Ltd.Inventors: Masakazu Watanabe, Takashi Kuramochi, Masahiro Hatanai
-
Patent number: 8633512Abstract: A circuit is proposed for limiting maximum switching FET drain-source voltage (VDS) of a transformer-coupled push pull power converter with maximum DC supply voltage VIN—MAX. Maximum VDS is accentuated by leakage inductances of the push pull transformer and the power converter circuit traces. The limiting circuit bridges the drains of the switching FETs and it includes two serially connected opposing Zener diodes each having a Zener voltage Vzx. The invention is applicable to both N-channel and P-channel FETs. In a specific embodiment, Vzx is selected to be slightly ?2*VIN—MAX with the maximum VDS clamped to about VIN—MAX+½Vzx. In another embodiment, a proposed power switching device with integrated VDS-clamping includes a switching FET; and a Zener diode having a first terminal and a second terminal, the second terminal of the Zener diode is connected to the drain terminal of the switching FET.Type: GrantFiled: April 24, 2012Date of Patent: January 21, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventor: Sanjay Havanur
-
Publication number: 20140001512Abstract: A semiconductor device provides a gate electrode formed on a lateral face of a wide trench, and thereby the gate electrode is covered by a gate insulating layer and a thick insulating layer to be an inter layer. Therefore, a parasitic capacitance of the gate becomes small, and there is no potential variation of the gate since there is no floating p-layer so that a controllability of the dv/dt can be improved. In addition, the conductive layer between the gate electrodes can relax the electric field applied to the corner of the gate electrode. In consequence, compatibility of low loss and low noise and high reliability can be achieved.Type: ApplicationFiled: August 30, 2013Publication date: January 2, 2014Applicant: Hitachi, Ltd.Inventors: So WATANABE, Mutsuhiro MORI, Taiga ARAI
-
Publication number: 20130341674Abstract: A semiconductor device includes a first emitter region of a first conductivity type, a second emitter region of a second conductivity type complementary to the first type, a drift region of the second conductivity type, and a first electrode. The first and second emitter regions are arranged between the drift region and first electrode and each connected to the first electrode. A device cell of a cell region includes a body region of the first conductivity type adjoining the drift region, a source region of the second conductivity type adjoining the body region, and a gate electrode adjacent the body region and dielectrically insulated from the body region by a gate dielectric. A second electrode is electrically connected to the source and body regions. A parasitic region of the first conductivity type is disposed outside the cell region and includes at least one section with charge carrier lifetime reduction means.Type: ApplicationFiled: June 21, 2012Publication date: December 26, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Dorothea Werber, Frank Pfirsch, Hans-Joachim Schulze, Carsten Schaeffer, Volodymyr Komarnitskyy, Anton Mauder
-
Patent number: 8614448Abstract: A semiconductor device includes a semiconductor substrate having a collector layer in which the carrier concentration is maximized at a carrier concentration peak position that is 1 ?m or more from a surface of the semiconductor substrate. The semiconductor device further includes a collector electrode formed in contact with a surface of the collector layer.Type: GrantFiled: September 20, 2011Date of Patent: December 24, 2013Assignee: Mitsubishi Electric CorporationInventor: Shigeto Honda
-
Publication number: 20130334567Abstract: A semiconductor device includes: a semiconductor substrate; a diode-built-in insulated-gate bipolar transistor having an insulated-gate bipolar transistor and a diode, which are disposed in the substrate, wherein the insulated-gate bipolar transistor includes a gate, and is driven with a driving signal input into the gate; and a feedback unit for detecting current passing through the diode. The driving signal is input from an external unit into the feedback unit. The feedback unit passes the driving signal to the gate of the insulated-gate bipolar transistor when the feedback unit detects no current through the diode, and the feedback unit stops passing the driving signal to the gate of the insulated-gate bipolar transistor when the feedback unit detects the current through the diode.Type: ApplicationFiled: April 24, 2013Publication date: December 19, 2013Inventor: DENSO CORPORATION
-
Patent number: 8598624Abstract: A hybrid IGBT device having a VIGBT and LDMOS structures comprises at least a drain trenched contact filled with a conductive plug penetrating through an epitaxial layer, and extending into a substrate; a vertical drain region surrounding at least sidewalls of the drain trenched contact, extending from top surface of the epitaxial layer to the substrate, wherein the vertical drain region having a higher doping concentration than the epitaxial layer.Type: GrantFiled: August 21, 2012Date of Patent: December 3, 2013Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 8592881Abstract: An organic light emitting element includes an organic light emitting diode formed on a substrate, coupled to a transistor including a gate, a source and a drain and including a first electrode, an organic thin film layer and a second electrode; a photo diode formed on the substrate and having a semiconductor layer including a high-concentration P doping region, a low-concentration P doping region, an intrinsic region and a high-concentration N doping region; and a controller that controls luminance of light emitted from the organic light emitting diode, to a constant level by controlling a voltage applied to the first electrode and the second electrode according to the voltage outputted from the photo diode.Type: GrantFiled: April 7, 2008Date of Patent: November 26, 2013Assignee: Samsung Display Co., Ltd.Inventors: Yun-gyu Lee, Byoung-deog Choi, Hye-hyang Park, Ki-ju Im
-
Patent number: 8592861Abstract: It is an object of the present invention to provide a technique to manufacture a highly reliable display device at a low cost with high yield. A display device according to the present invention includes a semiconductor layer including an impurity region of one conductivity type; a gate insulating layer, a gate electrode layer, and a wiring layer in contact with the impurity region of one conductivity type, which are provided over the semiconductor layer; a conductive layer which is formed over the gate insulating layer and in contact with the wiring layer; a first electrode layer in contact with the conductive layer; an electroluminescent layer provided over the first electrode layer; and a second electrode layer, where the wiring layer is electrically connected to the first electrode layer with the conductive layer interposed therebetween.Type: GrantFiled: June 29, 2012Date of Patent: November 26, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kengo Akimoto, Hisashi Ohtani, Misako Hirosue
-
Patent number: 8592860Abstract: Apparatus and methods for electronic circuit protection under high stress operating conditions are provided. In one embodiment, an apparatus includes a substrate having a first p-well, a second p-well adjacent the first p-well, and an n-type region separating the first and second p-wells. An n-type active area is over the first p-well and a p-type active area is over the second p-well. The n-type and p-type active areas are electrically connected to a cathode and anode of a high reverse blocking voltage (HRBV) device, respectively. The n-type active area, the first p-well and the n-type region operate as an NPN bipolar transistor and the second p-well, the n-type region, and the first p-well operate as a PNP bipolar transistor. The NPN bipolar transistor defines a relatively low forward trigger voltage of the HRBV device and the PNP bipolar transistor defines a relatively high reverse breakdown voltage of the HRBV device.Type: GrantFiled: February 11, 2011Date of Patent: November 26, 2013Assignee: Analog Devices, Inc.Inventors: Javier A Salcedo, David Hall Whitney
-
Publication number: 20130307019Abstract: A semiconductor device is disclosed. The semiconductor device is capable of obtaining a high reverse recovery resistant amount by allowing sheet resistance of a peripheral portion in a p type diffusion region that is in contact with a metal electrode through an insulating film on a surface to be as high as possible and reducing an increase in cost if possible. The semiconductor device includes: a p type diffusion region that is disposed in a surface layer of the one main surface of an n type semiconductor substrate; and a voltage-resistant region that surrounds the p type diffusion region.Type: ApplicationFiled: May 16, 2013Publication date: November 21, 2013Applicant: FUJI ELECTRIC CO., LTD.Inventors: Hiromi KOYAMA, Takashi SHIIGI, Akihiro FUKUCHI, Seiji MOMOTA, Toshiyuki MATSUI
-
Patent number: 8587224Abstract: Provided are a variable field effect transistor (FET) designed to suppress a reduction of current between a source and a drain due to heat while decreasing a temperature of the FET, and an electrical and electronic apparatus including the variable gate FET. The variable gate FET includes a FET and a gate control device that is attached to a surface or a heat-generating portion of the FET and is connected to a gate terminal of the FET so as to vary a voltage of the gate terminal. A channel current between the source and drain is controlled by the gate control device that varies the voltage of the gate terminal when the temperature of the FET increases above a predetermined temperature.Type: GrantFiled: June 28, 2013Date of Patent: November 19, 2013Assignee: Electronics and Telecommunications Research InstituteInventors: Hyun-Tak Kim, Bongjun Kim
-
Patent number: 8587071Abstract: An ESD protection circuit includes a MOS transistor of a first type, a MOS transistor of a second type, an I/O pad, and first, second, and third guard rings of the first, second, and first types, respectively. The MOS transistor of the first type has a source coupled to a first node having a first voltage, and a drain coupled to a second node. The MOS transistor of the second type has a drain coupled to the second node, and a source coupled to a third node having a second voltage lower than the first voltage. The I/O pad is coupled to the second node. The first, second, and third guard rings are positioned around the MOS transistor of the second type.Type: GrantFiled: April 23, 2012Date of Patent: November 19, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Che Tsai, Jam-Wem Lee, Yi-Feng Chang
-
Publication number: 20130299872Abstract: A semiconductor device includes a semiconductor material disposed in a trench with polysilicon lining at least the bottom of the trench. The semiconductor material includes differently doped regions configured as a PNP or NPN structure formed in the trench with differently doped regions located side by side across a width of the trench. It is emphasized that this abstract is provided to comply with rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.Type: ApplicationFiled: June 6, 2013Publication date: November 14, 2013Inventors: HONG CHANG, JOHN CHEN
-
Publication number: 20130299871Abstract: Representative implementations of devices and techniques provide a high-voltage device on a semiconductor substrate. An insulating polymer layer is formed on an opposite surface to the high-voltage device, the insulating polymer layer having a thickness of at least twice that of the semiconductor substrate.Type: ApplicationFiled: May 14, 2012Publication date: November 14, 2013Inventors: Anton MAUDER, Eric GRAETZ
-
Patent number: 8581299Abstract: In a semiconductor device, at least one of the ratio (collector contact area/collector active area) in the High Side IGBT and the ratio (contact area on p+ region/p+ region area) is higher than the ratio in the Low Side IGBT. Thus, it is possible to develop without substantial changes and reduce the development burden.Type: GrantFiled: July 27, 2012Date of Patent: November 12, 2013Assignee: Renesas Electronics CorporationInventors: Mikio Tsujiuchi, Tetsuya Nitta
-
Publication number: 20130277711Abstract: In one implementation, a diode providing a substantially oscillation free fast-recovery includes at least one anode diffusion formed at a front side of a semiconductor die, and a cathode layer formed at a back side of the semiconductor die. The diode also includes a drift region and a buffer layer situated between the drift region and the cathode layer to enable the substantially oscillation free fast-recovery by the diode. In one implementation, the buffer layer is N type doped using hydrogen as a dopant.Type: ApplicationFiled: March 27, 2013Publication date: October 24, 2013Applicant: International Rectifier CorporationInventors: Hsueh-Rong Chang, Jiankang Bu
-
Publication number: 20130256746Abstract: Aspects of the invention can include a semiconductor device that includes an output stage IGBT and a Zener diode on the same semiconductor substrate. The IGBT can include a first p well layer, an n emitter region on the surface region of the first p well layer, a gate electrode deposited on a gate insulating film, and an emitter electrode on the emitter region. The Zener diode can include a p+ layer formed in the surface region of a second p well layer in the place different from the first p well layer and has a higher concentration than the second p well layer, an anode electrode in ohmic contact with the surface of the p+ layer, an n? layer having a lower concentration than the second p well layer, and a cathode electrode in Schottky contact with the surface of the n? layer.Type: ApplicationFiled: April 1, 2013Publication date: October 3, 2013Applicant: Fuji Electric Co., Ltd.Inventors: Hiroshi NAKAMURA, Shigemi MIYAZAWA
-
Publication number: 20130248882Abstract: In a semiconductor device, transistor cells and diode cells are formed on a single semiconductor substrate of a first conductivity type. A first semiconductor layer of a second conductivity type is formed in a transistor cell region and at a lower side of the substrate. A second semiconductor layer of the first conductivity type is formed in a region adjacent to the transistor cell region and at the lower side of the substrate. Gate electrodes are formed at an upper side of the substrate. A third semiconductor layer of the second conductivity type and a fourth semiconductor layer of the first conductivity type are formed between the gate electrodes. A fifth semiconductor layer of the first conductivity type is formed above the first semiconductor layer in the transistor cell region. A first and a second electrode are formed on both sides of the substrate.Type: ApplicationFiled: March 4, 2013Publication date: September 26, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tsuneo OGURA, Tomoko MATSUDAI, Yuichi OSHINO, Hideaki NINOMIYA
-
Publication number: 20130248926Abstract: A horizontal semiconductor device having multiple unit semiconductor elements, each of said unit semiconductor element formed by an IGBT including: a semiconductor substrate of a first conductivity type; a semiconductor region of a second conductivity type formed on the semiconductor substrate; a collector layer of the first conductivity type formed within the semiconductor region; a ring-shaped base layer of the first conductivity type formed within the semiconductor region such that the base layer is off said collector layer but surrounds said collector layer; and a ring-shaped first emitter layer of the second conductivity type formed in said base layer, wherein movement of carriers between the first emitter layer and the collector layer is controlled in a channel region formed in the base layer, and the unit semiconductor elements are disposed adjacent to each other.Type: ApplicationFiled: March 7, 2013Publication date: September 26, 2013Inventor: Kazunari HATADE
-
Publication number: 20130232462Abstract: Provided is a simulation method for simulating electrical properties of a bidirectional switch formed as a single element and having a double gate structure. A simulation is performed using an equivalent circuit having a symmetrical structure in which a drain electrode of a JFET and a drain electrode of another JFET are connected via a resistor.Type: ApplicationFiled: April 22, 2013Publication date: September 5, 2013Applicant: Panasonic CorporationInventors: Hiroaki UENO, Satoshi MAKIOKA, Manabu YANAGIHARA
-
Publication number: 20130228823Abstract: A reverse-conducting semiconductor device (RC-IGBT) including a freewheeling diode and an insulated gate bipolar transistor (IGBT), and a method for making the RC-IGBT are provided. A first layer of a first conductivity type is created on a collector side before a second layer of a second conductivity type is created on the collector side. An electrical contact in direct electrical contact with the first and second layers is created on the collector side. A shadow mask is applied on the collector side, and a third layer of the first conductivity type is created through the shadow mask. At least one electrically conductive island, which is part of a second electrical contact in the finalized RC-IGBT, is created through the shadow mask. The island is used as a mask for creating the second layer, and those parts of the third layer which are covered by the island form the second layer.Type: ApplicationFiled: April 11, 2013Publication date: September 5, 2013Applicant: ABB TECHNOLOGY AGInventors: Munaf RAHIMO, Wolfgang Janisch, Eustachio Faggiano
-
Publication number: 20130221404Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure comprises a first doped region, a second doped region, a doped strip and a top doped region. The first doped region has a first type conductivity. The second doped region is formed in the first doped region and has a second type conductivity opposite to the first type conductivity. The doped strip is formed in the first doped region and has the second type conductivity. The top doped region is formed in the doped strip and has the first type conductivity. The top doped region has a first sidewall and a second sidewall opposite to the first sidewall. The doped strip is extended beyond the first sidewall or the second sidewall.Type: ApplicationFiled: February 24, 2012Publication date: August 29, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ching-Lin Chan, Chen-Yuan Lin, Cheng-Chi Lin, Shin-Chin Lien
-
Publication number: 20130214328Abstract: A power semiconductor apparatus which is provided with a first power semiconductor device using Si as a base substance and a second power semiconductor device using a semiconductor having an energy bandgap wider than the energy bandgap of Si as a base substance, and includes a first insulated metal substrate on which the first power semiconductor device is mounted, a first heat dissipation metal base on which the first insulated metal substrate is mounted, a second insulated metal substrate on which the second power semiconductor device is mounted, and a second heat dissipation metal base on which the second insulated metal substrate is mounted.Type: ApplicationFiled: March 18, 2013Publication date: August 22, 2013Applicant: HITACHI, LTD.Inventor: Hitachi, Ltd.
-
Publication number: 20130207123Abstract: A power module is disclosed that includes a housing with an interior chamber wherein multiple switch modules are mounted within the interior chamber. The switch modules comprise multiple transistors and diodes that are interconnected to facilitate switching power to a load. In one embodiment, at least one of the switch modules supports a current density of at least 10 amperes per cm2.Type: ApplicationFiled: August 17, 2012Publication date: August 15, 2013Applicant: CREE, INC.Inventors: Jason Patrick Henning, Qingchun Zhang, Sei-Hyung Ryu, Anant Kumar Agarwal, John Williams Palmour, Scott Allen
-
Patent number: 8502478Abstract: Provided are a variable field effect transistor (FET) designed to suppress a reduction of current between a source and a drain due to heat while decreasing a temperature of the FET, and an electrical and electronic apparatus including the variable gate FET. The variable gate FET includes a FET and a gate control device that is attached to a surface or a heat-generating portion of the FET and is connected to a gate terminal of the FET so as to vary a voltage of the gate terminal. A channel current between the source and drain is controlled by the gate control device that varies the voltage of the gate terminal when the temperature of the FET increases above a predetermined temperature.Type: GrantFiled: April 18, 2011Date of Patent: August 6, 2013Assignee: Electronics and Telecommunications Research InstituteInventors: Hyun Tak Kim, Bong Jun Kim
-
Publication number: 20130187196Abstract: An integrated circuit includes a first and a second field effect transistor structure. The first field effect transistor structure includes a first gate electrode structure and a first field electrode structure. The second field effect transistor structure includes a second gate electrode structure and a second field electrode structure. The first and the second gate electrode structures are electrically separated from each other. The first and the second field electrode structures are separated from each other.Type: ApplicationFiled: January 25, 2012Publication date: July 25, 2013Applicant: INFINEON TECHNOLOGIES AGInventor: Christoph Kadow
-
Publication number: 20130181254Abstract: In a semiconductor device having a semiconductor substrate on which a diode and an IGBT are formed, a cathode region of the diode and a collector region of the IGBT are formed in a range exposed to one surface of the semiconductor substrate. On the surface, a first conductor layer that is in contact with the cathode region, and a second conductor layer that is in contact with the collector region are formed. The work function of the second conductor layer is larger than the work function of the first conductor layer.Type: ApplicationFiled: January 10, 2013Publication date: July 18, 2013Inventor: Shinya IWASAKI
-
Patent number: RE44547Abstract: In one embodiment, a semiconductor device is formed in a body of semiconductor material. The semiconductor device includes a charge compensating trench formed in proximity to active portions of the device. The charge compensating trench includes a trench filled with various layers of semiconductor material including opposite conductivity type layers.Type: GrantFiled: October 24, 2012Date of Patent: October 22, 2013Assignee: Semiconductor Components Industries, LLCInventors: Gary H. Loechelt, John M. Parsey, Peter J. Zdebel, Gordon M. Grivna