Combined With Other Solid-state Active Device In Integrated Structure Patents (Class 257/140)
-
Publication number: 20140339601Abstract: Dual-tub junction-isolated voltage clamp devices and methods of forming the same are provided herein. The voltage clamp device can provide junction-isolated protection to low voltage circuitry connected between first and second high voltage interface pins. In certain implementations, a voltage clamp device includes a PNPN protection structure disposed in a p-well, a PN diode protection structure disposed in an n-well positioned adjacent the p-well, a p-type tub surrounding the p-well and the n-well, and an n-type tub surrounding the p-type tub. The p-type tub and the n-type tub provide junction isolation, the p-type tub can be electrically floating, and the n-type tub can be electrically connected to the second pin. The first and second pins can operate at a voltage difference below the junction isolation breakdown, and the second pin can operate with higher voltage than the first pin.Type: ApplicationFiled: May 16, 2013Publication date: November 20, 2014Applicant: Analog Devices TechnologyInventors: Javier Alejandro Salcedo, David J. Clarke, Jonathan Glen Pfeifer
-
Patent number: 8890259Abstract: An SCR apparatus includes an SCR structure and a first N injection region. The SCR structure includes a P+ injection region, a P well, an N well and a first N+ injection region, the first N injection region is located under an anode terminal of the P+ injection region of the SCR structure. A method for adjusting a sustaining voltage therefor is provided as well.Type: GrantFiled: December 5, 2011Date of Patent: November 18, 2014Assignees: CSMC Technologies Fab1 Co., Ltd., CSMC Technologies FAB2 Co., Ltd.Inventors: Meng Dai, Zhongyu Lin
-
Publication number: 20140332847Abstract: A composite one-piece IGBT power device is disclosed to solve a problem that existing devices' turning-on/off speed is not high enough. The composite one-piece IGBT device of the present invention comprises at least two IGBT devices. Drift regions of the at least two IGBT devices connect with each other and electrodes of the at least two IGBT devices are led out separately from each other. The composite one-piece IGBT device may also consist of four IGBT devices. The drift regions of the four IGBT devices connect with each other. The composite IGBT device may also be embodied as two IGBT devices connected with each other. One of the two IGBT devices acts as a primary switching device for switching a large current, and the other acts as an auxiliary device for accelerating the switching action of the primary switching device. The composite IGBT device of the present invention is formed through a producing method which adds a few steps such as forming grooves to the conventional IGBT manufacturing process.Type: ApplicationFiled: July 17, 2013Publication date: November 13, 2014Inventors: Liren Yan, Daoguang Liu, Zhihong Liu, Wei Zhang, Wei Zhou, Jie Cui
-
Patent number: 8872222Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure comprises a first doped region, a second doped region, a doped strip and a top doped region. The first doped region has a first type conductivity. The second doped region is formed in the first doped region and has a second type conductivity opposite to the first type conductivity. The doped strip is formed in the first doped region and has the second type conductivity. The top doped region is formed in the doped strip and has the first type conductivity. The top doped region has a first sidewall and a second sidewall opposite to the first sidewall. The doped strip is extended beyond the first sidewall or the second sidewall.Type: GrantFiled: February 24, 2012Date of Patent: October 28, 2014Assignee: Macronix International Co., Ltd.Inventors: Ching-Lin Chan, Chen-Yuan Lin, Cheng-Chi Lin, Shih-Chin Lien
-
Publication number: 20140306266Abstract: A high-current, N-type silicon-on-insulator lateral insulated-gate bipolar transistor, including: a P-type substrate, a buried-oxide layer disposed on the P-type substrate, an N-type epitaxial layer disposed on the oxide layer, and an N-type buffer trap region. A P-type body region and an N-type central buffer trap region are disposed inside the N-type epitaxial layer; a P-type drain region is disposed in the buffer trap region; N-type source regions and a P-type body contact region are disposed in the P-type body region; an N-type base region and a P-type emitter region are disposed in the buffer trap region; gate and field oxide layers are disposed on the N-type epitaxial layer; polycrystalline silicon gates are disposed on the gate oxide layers; and a passivation layer and metal layers are disposed on the surface of the symmetrical transistor. P-type emitter region output and current density are improved without increasing the area of the transistor.Type: ApplicationFiled: October 24, 2012Publication date: October 16, 2014Inventors: Weifeng Sun, Siyang Liu, Jing Zhu, Qinsong Qian, Shen Xu, Shengli Lu, Longxing Shi
-
Publication number: 20140306267Abstract: A semiconductor device including a semiconductor substrate in which a diode region and an IGBT region are formed is provided. In the semiconductor device, the diode region includes a second conductivity type cathode layer. An impurity concentration of second conductivity type impurities of the cathode layer is distributed in a curve pattern having at least two peaks, and the impurity concentration of the second conductivity type impurities is higher than that of first conductivity type impurities at all depths of the cathode layer.Type: ApplicationFiled: November 9, 2011Publication date: October 16, 2014Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventor: Satoru Kameyama
-
Patent number: 8860080Abstract: Protection circuit architectures with integrated supply clamps and methods of forming the same are provided herein. In certain implementation, an integrated circuit interface protection device includes a first diode protection structure and a first thyristor protection structure electrically connected in parallel between a signal pin a power high supply. Additionally, the protection device includes a second diode protection structure and a second thyristor protection structure electrically connected in parallel between the signal pin and a power low supply. Furthermore, the protection device includes a third diode protection structure and a third thyristor protection structure electrically connected in parallel between the power high supply and the power low supply.Type: GrantFiled: January 30, 2013Date of Patent: October 14, 2014Assignee: Analog Devices, Inc.Inventor: Javier Alejandro Salcedo
-
Publication number: 20140299916Abstract: A cell includes at least two semiconductor structures of the same nature, these two structures both employing voltages and currents that are unidirectional, each structure having an anode (10), a cathode (14) and optionally a gate (16). The structures are integrated into the volume of one and the same semiconductor substrate (4). The cathodes (14), and possibly the gates (16), are arranged on a first side of the semiconductor substrate (4). The anodes (10) are each arranged on a second side of the semiconductor substrate (4), which side is opposite the first side, facing the cathodes and possibly the corresponding gates. Two electrodes, anodes or cathodes, of two separate structures, are electrically connected to each other.Type: ApplicationFiled: October 9, 2012Publication date: October 9, 2014Applicant: Centre National de la Recherche Scientifique (CNRSInventors: Abdelhakim Bourennane, Marie Breil-Dupuy, Frederic Richardeau, Jean-Louis Sanchez
-
Patent number: 8853706Abstract: Some exemplary embodiments of high voltage cascoded III-nitride semiconductor package with a stamped leadframe have been disclosed. One exemplary embodiment comprises a III-nitride transistor having an anode of a diode stacked atop a source of the III-nitride transistor, and a stamped leadframe comprising a first bent lead coupled to a gate of the III-nitride transistor and the anode of the diode, and a second bent lead coupled to a drain of the III-nitride transistor. The bent leads expose respective flat portions that are surface mountable. In this manner, reduced package footprint, improved surge current capability, and higher performance may be achieved compared to conventional wire bonded packages. Furthermore, since multiple packages may be assembled at a time, high integration and cost savings may be achieved compared to conventional methods requiring individual package processing and externally sourced parts.Type: GrantFiled: February 1, 2012Date of Patent: October 7, 2014Assignee: International Rectifier CorporationInventors: Chuan Cheah, Dae Keun Park
-
Patent number: 8853737Abstract: A semiconductor device includes a semiconductor substrate including a semiconductor layer, a power device formed in the semiconductor substrate, a plurality of concentric guard rings formed in the semiconductor substrate and surrounding the power device, and voltage applying means for applying successively higher voltages respectively to the plurality of concentric guard rings, with the outermost concentric guard ring having the highest voltage applied thereto.Type: GrantFiled: June 11, 2012Date of Patent: October 7, 2014Assignee: Mitsubishi Electric CompanyInventor: Shigeru Kusunoki
-
Patent number: 8853736Abstract: A semiconductor device and a power converter using it wherein a switching power device and a flywheel diode are connected in series, the flywheel diode includes a region having a Schottky junction to operate as a Schottky diode and a region having a pn junction to operate as a pn diode and control operation is performed such that when current flows forwardly through the flywheel diode, the pn diode operates and when the flywheel diode recovers backwardly, the Schottky diode operates mainly.Type: GrantFiled: April 26, 2010Date of Patent: October 7, 2014Assignee: Hitachi, Ltd.Inventor: Mutsuhiro Mori
-
Patent number: 8853707Abstract: Some exemplary embodiments of high voltage cascaded III-nitride semiconductor package with an etched leadframe have been disclosed. One exemplary embodiment comprises a III-nitride transistor having an anode of a diode stacked over a source of the III-nitride transistor, and a leadframe that is etched to form a first leadframe paddle portion coupled to a gate of the III-nitride transistor and the anode of the diode, and a second leadframe paddle portion coupled to a drain of the III-nitride transistor. The leadframe paddle portions enable the package to be surface mountable. In this manner, reduced package footprint, improved surge current capability, and higher performance may be achieved compared to conventional wire bonded packages. Furthermore, since multiple packages may be assembled at a time, high integration and cost savings may be achieved compared to conventional methods requiring individual package processing and externally sourced parts.Type: GrantFiled: February 1, 2012Date of Patent: October 7, 2014Assignee: International Rectifier CorporationInventors: Chuan Cheah, Dae Keun Park
-
Publication number: 20140291724Abstract: A semiconductor device includes an IGBT having a semiconductor body including a transistor cell array in a first area. A junction termination structure is in a second area surrounding the transistor cell array at a first side of the semiconductor body. An emitter region of a first conductivity type is at a second side of the semiconductor body opposite the first side. The device further includes a diode. One of the diode anode and cathode includes the body region. The other one of the anode and the cathode includes a plurality of distinct first emitter short regions of a second conductivity type at the second side facing the transistor cell array, and at least one second emitter short region of the second conductivity type at the second side facing the junction termination structure. The at least one second emitter short region is distinct from the first emitter short regions.Type: ApplicationFiled: March 26, 2013Publication date: October 2, 2014Inventors: Stephan Voss, Erich Griebl, Alexander Breymesser
-
Patent number: 8847276Abstract: In a semiconductor device including an IGBT and a freewheeling diode (FWD), W1, W2, and W3 satisfy predetermined formulas. W1 denotes a distance from a boundary between a cathode region and a collector region to a position, where a peripheral-region-side end of the well layer is projected, on a back side of the drift layer. W2 denotes a distance from a boundary between the IGBT and the FWD in a base region to the peripheral-region-side end of the well layer. W3 denotes a distance from the boundary between the cathode region and the collector region to a position, where a boundary between the base region and the well layer is projected, on the back side.Type: GrantFiled: June 29, 2011Date of Patent: September 30, 2014Assignee: DENSO CORPORATIONInventors: Hiromitsu Tanabe, Kenji Kouno, Yukio Tsuzuki
-
Publication number: 20140284658Abstract: According to one embodiment, a semiconductor device includes a first and second electrode, a first, second, third and fourth semiconductor region, and a first intermediate metal film. The first region is provided above the first electrode and has a first impurity concentration. The second region is provided above the first region and has a second impurity concentration lower than the first impurity concentration. The third region is provided above the second region and has a third impurity concentration. The fourth region is provided above the second region and has a fourth impurity concentration lower than the third impurity concentration. The second electrode is provided above the third region and the fourth region and is in ohmic contact with the third region. The intermediate metal film is provided between the second electrode and the fourth region. The intermediate metal film forms Schottky junction with the fourth region.Type: ApplicationFiled: March 6, 2014Publication date: September 25, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoko Matsudai, Tsuneo Ogura, Yuuichi Oshino
-
Publication number: 20140284655Abstract: A semiconductor device of an embodiment is provided with a normally-off transistor having a first source connected to a source terminal, a first drain, and a first gate connected to a gate terminal and a normally-on transistor having a second source connected to the first drain, a second drain connected to a drain terminal, and a second gate connected to the source terminal. A withstand voltage between the first source and the first drain when the normally-off transistor is turned off is lower than a withstand voltage between the second source and the second gate of the normally-on transistor.Type: ApplicationFiled: February 19, 2014Publication date: September 25, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Kentaro IKEDA
-
Patent number: 8841699Abstract: A semiconductor device includes an IGBT forming region and a diode forming region. The IGBT forming region includes an IGBT operating section that operates as an IGBT and a thinned-out section that does not operate as an IGBT. The IGBT operating section includes a channel region, and the thinned-out section includes a first anode region. The diode forming region includes a second anode region. When an area density is defined as a value calculated by integrating a concentration profile of second conductivity type impurities in each of the channel region, the first anode region, and the second anode region in a depth direction, an area density of the channel region is higher than an area density of the first anode region and an area density of the second anode region.Type: GrantFiled: June 13, 2012Date of Patent: September 23, 2014Assignee: DENSO CORPORATIONInventors: Yukio Tsuzuki, Hiromitsu Tanabe, Kenji Kouno
-
Publication number: 20140264434Abstract: In a general aspect, an apparatus can include an insulated-gate bipolar transistor (IGBT) device disposed in a semiconductor region. The apparatus can further include a plurality of clamping diodes. The plurality of clamping diodes can be coupled in series between a collector terminal of the IGBT device and a gate terminal of the IGBT device. The apparatus can also include a gate pad disposed over at least a portion of the plurality of clamping diodes. The at least a portion of the plurality of clamping diodes can be configured, during operation of the apparatus, to have a voltage of at least 120 V applied across them.Type: ApplicationFiled: March 14, 2014Publication date: September 18, 2014Applicant: Fairchild Semiconductor CorporationInventors: Joseph A. YEDINAK, Dwayne S. REICHL, Donald Burton
-
Publication number: 20140264376Abstract: A power switching module includes a three-terminal power semiconductor device designed for a rated current and a freewheeling unit. The freewheeling unit includes a pn-diode integrated in a first semiconductor material having a first band-gap, and a Schottky-diode integrated in a second semiconductor material having a second band-gap that is larger than the first band-gap. The Schottky-diode is electrically connected in parallel to the pn-diode.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventors: Josef Lutz, Hans-Joachim Schulze
-
Patent number: 8836042Abstract: A semiconductor device includes an IGBT, a constant voltage circuit, and protection Zener diodes. The IGBT makes/breaks a low-voltage current flowing in a primary coil. The constant voltage circuit and the protection Zener diodes are provided between an external gate terminal and an external collector terminal. The constant voltage circuit supplies a constant gate voltage to the IGBT to thereby set a saturation current value of the IGBT to a predetermined limiting current value. The IGBT has the saturation current value in a limiting current value range of the semiconductor device.Type: GrantFiled: August 11, 2009Date of Patent: September 16, 2014Assignee: Fuji Electric Co., Ltd.Inventor: Katsunori Ueno
-
Patent number: 8835978Abstract: Representative implementations of devices and techniques provide a high-voltage device on a semiconductor substrate. An insulating polymer layer is formed on an opposite surface to the high-voltage device, the insulating polymer layer having a thickness of at least twice that of the semiconductor substrate.Type: GrantFiled: May 14, 2012Date of Patent: September 16, 2014Assignee: Infineon Technologies AGInventors: Anton Mauder, Eric Graetz
-
Publication number: 20140252409Abstract: A circuit can include a pair of switching elements that have terminals electrically connected to terminals of a power supply and have other terminals electrically connected to an output terminal. The circuit can include rectifying elements and one or more charge storage elements. The circuit may be used as a Buck converter. The rectifying element(s) and charge storage element(s) may help to reduce ringing at an output terminal of the circuit during normal operation and reduce the likelihood of exceeding a breakdown voltage between current-carrying electrodes of a switching element within the circuit during a switching operation.Type: ApplicationFiled: March 11, 2013Publication date: September 11, 2014Inventors: Gary H. Loechelt, Carroll Casteel
-
Patent number: 8823053Abstract: The semiconductor device includes a plurality of first flat plates containing a material that absorbs an electromagnetic wave at a high frequency. Any of the first flat plates is disposed above the first connecting wire, and any other of the first flat plates is disposed above the second connecting wire.Type: GrantFiled: February 28, 2013Date of Patent: September 2, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yoko Sakiyama, Kohei Morizuka
-
Publication number: 20140231867Abstract: A diode is provided with a pillar region formed so as to extend between a barrier region and an anode electrode, contact the barrier region, and made of a first conductivity type semiconductor having a concentration higher than that of the barrier region; and a barrier height adjusting region formed so as to be located between the pillar region and the anode electrode, and contact the pillar region and the anode electrode. The barrier height adjusting region includes at least one component selected from the group consisting of a second conductivity type semiconductor having a concentration lower than that of an anode region, the first conductivity type semiconductor having a concentration lower than that of the pillar region, and an i-type semiconductor. The barrier height adjusting region and the anode electrode are connected through a Schottky junction.Type: ApplicationFiled: January 15, 2014Publication date: August 21, 2014Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Yusuke YAMASHITA, Satoru MACHIDA, Jun SAITO, Masaru SENOO, Jun OKAWARA
-
Patent number: 8809903Abstract: A semiconductor device provides a gate electrode formed on a lateral face of a wide trench, and thereby the gate electrode is covered by a gate insulating layer and a thick insulating layer to be an inter layer. Therefore, a parasitic capacitance of the gate becomes small, and there is no potential variation of the gate since there is no floating p-layer so that a controllability of the dv/dt can be improved. In addition, the conductive layer between the gate electrodes can relax the electric field applied to the corner of the gate electrode. In consequence, compatibility of low loss and low noise and high reliability can be achieved.Type: GrantFiled: August 30, 2013Date of Patent: August 19, 2014Assignee: Hitachi, Ltd.Inventors: So Watanabe, Mutsuhiro Mori, Taiga Arai
-
Patent number: 8809961Abstract: An electrostatic discharge (ESD) protection circuit structure includes several diffusion regions and a MOS transistor. The circuit structure includes a first diffusion region of a first type (e.g., P-type or N-type) formed in a first well of the first type, a second diffusion region of the first type formed in the first well of the first type, and a first diffusion region of a second type (e.g., N-type or P-type) formed in a first well of the second type. The first well of the second type is formed in the first well of the first type. The MOS transistor is of the second type and includes a drain formed by a second diffusion region of the second type formed in a second well of the second type bordering the first well of the first type.Type: GrantFiled: October 17, 2013Date of Patent: August 19, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Che Tsai, Jam-Wem Lee, Yi-Feng Chang
-
Patent number: 8803190Abstract: Aspects of the invention can include a semiconductor device that includes an output stage IGBT and a Zener diode on the same semiconductor substrate. The IGBT can include a first p well layer, an n emitter region on the surface region of the first p well layer, a gate electrode deposited on a gate insulating film, and an emitter electrode on the emitter region. The Zener diode can include a p+ layer formed in the surface region of a second p well layer in the place different from the first p well layer and has a higher concentration than the second p well layer, an anode electrode in ohmic contact with the surface of the p+ layer, an n? layer having a lower concentration than the second p well layer, and a cathode electrode in Schottky contact with the surface of the n? layer.Type: GrantFiled: April 1, 2013Date of Patent: August 12, 2014Assignee: Fuji Electric Co., Ltd.Inventors: Hiroshi Nakamura, Shigemi Miyazawa
-
Publication number: 20140217465Abstract: A semiconductor device in which a diode region and an IGBT region are formed on a same semiconductor substrate is provided. The diode region includes a plurality of first conductivity type anode layers exposed to a surface of the semiconductor substrate and separated from each other. The IGBT region includes a plurality of first conductivity type body contact layers that are exposed to the surface of the semiconductor substrate and separated from each other. The anode layer includes at least one or more of the first anode layers. The first anode layer is formed in a position in the proximity of at least IGBT region, and an area of a plane direction of the semiconductor substrate in each of the first anode layers is larger than the area of a plane direction of the semiconductor substrate in the body contact layer in the closest proximity of the diode region.Type: ApplicationFiled: August 30, 2011Publication date: August 7, 2014Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventor: Akitaka Soeno
-
Publication number: 20140217466Abstract: An n-type region encloses an n-type well region is disclosed in which is disposed a high-side drive circuit. A high resistance polysilicon thin film configuring a resistive field plate structure of a high breakdown voltage junction termination region is disposed in spiral form on the n-type region. An OUT electrode, a ground electrode, and a Vcc1 electrode are disposed on the n-type region. The Vcc1 electrode is connected to the positive electrode of an auxiliary direct current power supply (a bootstrap capacitor). The OUT electrode is connected to the negative electrode of the auxiliary direct current power supply. One end portion (a second contact portion) of the high resistance polysilicon thin film is connected to the ground electrode, and the other end portion (a first contact portion) of the high resistance polysilicon thin film is connected to the OUT electrode.Type: ApplicationFiled: April 9, 2014Publication date: August 7, 2014Applicant: FUJI ELECTRIC CO., LTD.Inventor: Masaharu YAMAJI
-
Publication number: 20140209972Abstract: In a semiconductor device, gate electrodes in a first group are connected with a first gate pad and gate electrodes in a second group are connected with a second gate pad. The gate electrodes in the first group and the gate electrodes in the second group are controllable independently from each other through the first gate pad and the second gate pad. When turning off, after a turn-off voltage with which an inversion layer is not formed is applied to the gate electrodes in the second group, a turn-off voltage with which an inversion layer is not formed is applied to the gate electrodes in the first group.Type: ApplicationFiled: October 18, 2012Publication date: July 31, 2014Applicant: Denso CorporationInventors: Masakiyo Sumitomo, Shigemitsu Fukatsu
-
Patent number: 8779465Abstract: A semiconductor device arrangement comprises a semiconductor device and an injector device. The semiconductor device comprises a first current electrode region of a first conductivity type, a second current electrode region of the first conductivity type, a drift region between the first and the second current electrode regions, and at least one floating region of a second conductivity type formed in the drift region. The injector device is arranged to receive an activation signal when the semiconductor device is turned on and to inject charge carriers of the second conductivity type into the drift region and the at least one floating region in response to receiving the activation signal.Type: GrantFiled: September 22, 2006Date of Patent: July 15, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Philippe Lance, Evgueniy Stefanov, Yann Weber
-
Publication number: 20140191282Abstract: According to one embodiment, a semiconductor device includes a base layer, a second conductivity type semiconductor layer, a first insulating film, and a first electrode. The first insulating film is provided on an inner wall of a plurality of first trenches extending from a surface of the second conductivity type semiconductor layer toward the base layer side, but not reaching the base layer. The first electrode is provided in the first trench via the first insulating film, and provided in contact with a surface of the second conductivity type semiconductor layer. The second conductivity type semiconductor layer includes a first second conductivity type region, and a second second conductivity type region. The first second conductivity type region is provided between the first trenches. The second second conductivity type region is provided between the first second conductivity type region and the base layer, and between a bottom part of the first trench and the base layer.Type: ApplicationFiled: March 12, 2014Publication date: July 10, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Mitsuhiko KITAGAWA
-
Patent number: 8772091Abstract: Apparatus and methods for electronic circuit protection under high stress operating conditions are provided. In one embodiment, an apparatus includes a substrate having a first p-well, a second p-well adjacent the first p-well, and an n-type region separating the first and second p-wells. An n-type active area is over the first p-well and a p-type active area is over the second p-well. The n-type and p-type active areas are electrically connected to a cathode and anode of a high reverse blocking voltage (HRBV) device, respectively. The n-type active area, the first p-well and the n-type region operate as an NPN bipolar transistor and the second p-well, the n-type region, and the first p-well operate as a PNP bipolar transistor. The NPN bipolar transistor defines a relatively low forward trigger voltage of the HRBV device and the PNP bipolar transistor defines a relatively high reverse breakdown voltage of the HRBV device.Type: GrantFiled: August 14, 2013Date of Patent: July 8, 2014Assignee: Analog Devices, Inc.Inventors: Javier A Salcedo, David Hall Whitney
-
Publication number: 20140185346Abstract: A hybrid switching circuit includes first and second switching devices containing first and second unequal bandgap semiconductor materials. These switching devices, which support parallel conduction in response to first and second control signals, are three or more terminal switching devices of different type. For example, the first switching device may be a three or more terminal wide bandgap switching device selected from a group consisting of JFETs, IGFETs and high electron mobility transistors HEMTs, and the second switching device may be a Si-IGBT. A control circuit is also provided, which is configured to drive the first and second switching devices with first and second periodic control signals having first and second unequal duty cycles. The first duty cycle may be greater than the second duty cycle and the active phases of the second periodic control signal may occur exclusively within the active phases of the first periodic control signal.Type: ApplicationFiled: December 28, 2012Publication date: July 3, 2014Applicant: Eaton CorporationInventors: Yu Liu, Andraw Ho, Nash Lee, Slobodan Krstic
-
Publication number: 20140175508Abstract: A semiconductor device includes a first conductivity-type drift region including an exposed portion, a plurality of second conductivity-type body regions, a first conductivity-type source region, a gate portion and a Schottky electrode. The drift region is defined in a semiconductor layer, and the exposed portion exposes on a surface of the semiconductor layer. The body regions are disposed on opposite sides of the exposed portion. The source region is separated from the drift region by the body region. The gate portion is disposed to oppose the body region. The exposed portion is formed with a groove, and the Schottky electrode is disposed in the groove. The Schottky electrode has a Schottky contact with the exposed portion.Type: ApplicationFiled: December 23, 2013Publication date: June 26, 2014Applicants: TOYOTA JIDOSHA KABUSHIKI KAISHA, DENSO CORPORATIONInventors: Naohiro SUZUKI, Akitaka SOENO, Sachiko AOI, Yukihiko WATANABE
-
Publication number: 20140167104Abstract: Protection circuit architectures with integrated supply clamps and methods of forming the same are provided herein. In certain implementation, an integrated circuit interface protection device includes a first diode protection structure and a first thyristor protection structure electrically connected in parallel between a signal pin a power high supply. Additionally, the protection device includes a second diode protection structure and a second thyristor protection structure electrically connected in parallel between the signal pin and a power low supply. Furthermore, the protection device includes a third diode protection structure and a third thyristor protection structure electrically connected in parallel between the power high supply and the power low supply.Type: ApplicationFiled: January 30, 2013Publication date: June 19, 2014Applicant: ANALOG DEVICES, INC.Inventor: Javier Alejandro Salcedo
-
Publication number: 20140167105Abstract: Apparatus and methods for monolithic data conversion interface protection are provided herein. In certain implementations, a protection device includes a first silicon controlled rectifier (SCR) and a first diode for providing protection between a signal node and a power high supply node, a second SCR and a second diode for providing protection between the signal node and a power low supply node, and a third SCR and a third diode for providing protection between the power high supply node and the power low supply node. The SCR and diode structures are integrated in a common circuit layout, such that certain wells and active regions are shared between structures. Configuring the protection device in this manner enables in-suit input/output interface protection using a single cell. The protection device is suitable for monolithic data conversion interface protection in sub 3V operation.Type: ApplicationFiled: October 31, 2013Publication date: June 19, 2014Applicant: Analog Devices, Inc.Inventors: Javier Alejandro Salcedo, Srivatsan Parthasarathy
-
Patent number: 8753982Abstract: A method for producing a connection region on a side wall of a semiconductor body is disclosed. A first trench is produced on a first surface of a semiconductor body and extends into the semiconductor body. An insulation layer is formed on the side walls and on the bottom of the first trench, and the first trench is only partially filled. The unfilled part of the first trench is filled with an electrically conductive material. A separating trench is produced along the first trench in such a way that a side wall of the separating trench directly adjoins the first trench. The part of the insulation layer which adjoins the separating trench is at least partially removed, with the result that at least some of the electrically conductive material in the first trench is exposed.Type: GrantFiled: May 10, 2012Date of Patent: June 17, 2014Assignee: Infineon Technologies AGInventors: Carsten Ahrens, Berthold Schuderer, Stefan Willkofer
-
Patent number: 8754442Abstract: A silicon on insulator N type semiconductor device, includes a N type drift region, a P type deep well, an N type buffer well, a P type drain region, an N type source region and a P type body contact region; a field oxide layer and a gate oxide layer arranged on a silicon surface, and a polysilicon lattice arranged on the gate oxide layer; and an N type triode drift region, a P type deep well, an N type triode buffer well, a P type emitting region, an N type base region, an N type source region and a P type body contact region; a field oxide layer and a gate oxide layer arranged on a silicon surface, and a polysilicon lattice arranged on the gate oxide layer.Type: GrantFiled: July 11, 2011Date of Patent: June 17, 2014Assignee: Southeast UniversityInventors: Longxing Shi, Qinsong Qian, Changlong Huo, Weifeng Sun, Shengli Lu
-
Publication number: 20140159108Abstract: In one embodiment, an ESD device is configured to include a trigger device that assists in forming a trigger of the ESD device. The trigger device is configured to enable a transistor or a transistor of an SCR responsively to an input voltage having a value that is no less than the trigger value of the ESD device.Type: ApplicationFiled: October 9, 2013Publication date: June 12, 2014Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: David D. Marreiro, Yupeng Chen, Ralph Wall, Umesh Sharma, Harry Yue Gee
-
Publication number: 20140159109Abstract: A semiconductor device includes a semiconductor substrate on which a diode region and an IGBT region are formed. The diode region of the semiconductor substrate includes a first conductive type specific semiconductor region that is formed in a portion of an area facing a front surface of the semiconductor substrate, a second conductive type anode region that is formed in another portion of the area facing the front surface of the semiconductor substrate and is formed along a lower side of the specific semiconductor region, and a first conductive type diode drift region that is formed on a lower side of the anode region. The specific semiconductor region is separated from the diode drift region by the anode region, and is electrically connected to the trench gate electrode.Type: ApplicationFiled: November 27, 2013Publication date: June 12, 2014Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventor: Kosuke BAMBA
-
Patent number: 8742453Abstract: A hybrid transistor device is provided. In one example case, the device includes a substrate, an oxide layer formed on the substrate, and a wide-bandgap body material formed between a portion of the oxide layer and a gate dielectric layer. The wide-bandgap body material has an energy bandgap higher than that of silicon. The device includes source-drain/emitter material formed on the oxide layer adjacent to the wide-bandgap body material so as to define a hetero-structure interface where the source-drain/emitter material contacts the wide-bandgap body material. The device includes a gate material formed over the gate dielectric layer, a base material formed over a portion of the source-drain/emitter material, and a collector material formed over a portion of the base material. The source-drain/emitter material is shared so as to electrically combine a drain of a first transistor type portion of the device and an emitter of a second transistor type portion.Type: GrantFiled: August 17, 2011Date of Patent: June 3, 2014Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventor: Richard T. Chan
-
Patent number: 8742454Abstract: In a semiconductor device having a semiconductor substrate on which a diode and an IGBT are formed, a cathode region of the diode and a collector region of the IGBT are formed in a range exposed to one surface of the semiconductor substrate. On the surface, a first conductor layer that is in contact with the cathode region, and a second conductor layer that is in contact with the collector region are formed. The work function of the second conductor layer is larger than the work function of the first conductor layer.Type: GrantFiled: January 10, 2013Date of Patent: June 3, 2014Assignee: Toyota Jidosha Kabushiki KaishaInventor: Shinya Iwasaki
-
Publication number: 20140145241Abstract: The present invention implements an equivalent circuit to a semiconductor device for an upper arm by electrically connecting a terminal for E1C2 and a terminal for K with the use of an external wiring in a semiconductor device. On the other hand, in a semiconductor device including a circuit having the same structure as the semiconductor device, an external wiring is used to electrically connect a terminal for A and a terminal for E1C2. Consequently, there is implemented an equivalent circuit to a semiconductor device for a lower arm which is of a different type from the semiconductor device for the upper arm.Type: ApplicationFiled: August 30, 2011Publication date: May 29, 2014Applicant: Mitsubishi Electric CorporationInventor: Kazufumi Ishii
-
Patent number: 8735937Abstract: A device includes a dielectric layer, and a heavily doped semiconductor layer over the dielectric layer. The heavily doped semiconductor layer is of a first conductivity type. A semiconductor region is over the heavily doped semiconductor layer, wherein the semiconductor region is of a second conductivity type opposite the first conductivity type. A Lateral Insulated Gate Bipolar Transistor (LIGBT) is disposed at a surface of the semiconductor region.Type: GrantFiled: August 31, 2012Date of Patent: May 27, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhy-Jyi Sze, Biay-Cheng Hseih, Shou-Gwo Wuu
-
Publication number: 20140138738Abstract: A semiconductor device includes: a channel region, having: a first trench gate, in which a bottom end in a depth direction protrudes into a first drift region, and a non-channel region, having: a second trench gate, in which a bottom end in the depth direction protrudes into a second drift region, that is adjacent to the first trench gate, and protruding length of the second trench gate is shorter than the protruding length of the first trench gate that protrudes into the first drift region.Type: ApplicationFiled: October 29, 2013Publication date: May 22, 2014Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventor: Tomohiko SATO
-
Publication number: 20140138737Abstract: This invention discloses a method for manufacturing a semiconductor power device in a semiconductor substrate comprises an active cell area and a termination area.Type: ApplicationFiled: November 22, 2012Publication date: May 22, 2014Inventors: Madhur Bobde, Lingpeng Guan, Anup Blalla
-
Publication number: 20140131767Abstract: According to an exemplary embodiment, a dual compartment semiconductor package includes a conductive clip having first and second compartments. The first compartment is electrically and mechanically connected to a top surface of the first die. The second compartment electrically and mechanically connected to a top surface of a second die. The dual compartment semiconductor package also includes a groove formed between the first and second compartments, the groove preventing contact between the first and second dies. The dual compartment package electrically connects the top surface of the first die to the top surface of the second die. The first die can include an insulated-gate bipolar transistor (IGBT) and the second die can include a diode. A temperature sensor can be situated adjacent to, over, or within the groove for measuring a temperature of the dual compartment semiconductor package.Type: ApplicationFiled: January 23, 2014Publication date: May 15, 2014Applicant: International Rectifier CorporationInventor: Henning M. Hauenstein
-
Publication number: 20140124832Abstract: According to one embodiment, a semiconductor device includes: a first electrode; a second electrode; a first semiconductor layer provided between the first electrode and the second electrode; a second semiconductor layer provided between the first semiconductor layer and the second electrode, and the second semiconductor layer having a lower impurity concentration than the first semiconductor layer; a first semiconductor region provided between part of the second semiconductor layer and the second electrode; a second semiconductor region provided between a portion different from the part of the second semiconductor layer and the second electrode, and the second semiconductor region being in contact with the first semiconductor region; and a third semiconductor region provided between at least part of the first semiconductor region and the second electrode.Type: ApplicationFiled: August 29, 2013Publication date: May 8, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tsuneo Ogura, Tomoko Matsudai, Yuichi Oshino, Shinichiro Misu, Yoshiko Ikeda, Kazutoshi Nakamura
-
Patent number: 8716747Abstract: A diode region and an IGBT region are formed in a semiconductor layer of a semiconductor device. A lifetime controlled region is formed in the semiconductor layer. In a plan view, the lifetime controlled region has a first lifetime controlled region located in the diode region and a second lifetime controlled region located in a part of the IGBT region. The second lifetime controlled region extends from a boundary of the diode region and the IGBT region toward the IGBT region. In the plan view, a tip of the second lifetime controlled region is located in a forming area of the body region in the IGBT region.Type: GrantFiled: February 6, 2012Date of Patent: May 6, 2014Assignee: Toyota Jidosha Kabushiki KaishaInventors: Jun Saito, Sachiko Aoi, Takahide Sugiyama