Beam Leads (i.e., Leads That Extend Beyond The Ends Or Sides Of A Chip Component) Patents (Class 257/735)
-
Patent number: 8519470Abstract: A semiconductor chip includes a redistribution interconnect that is implemented by shorting bumps, and a semiconductor package and a system each including the semiconductor chip. The semiconductor chip includes a semiconductor substrate, a passivation film disposed on the semiconductor substrate, and a plurality of pseudo bumps disposed on the passivation film. Each pseudo bump is directly connected to adjacent pseudo bumps to form at least one redistribution interconnect.Type: GrantFiled: March 31, 2011Date of Patent: August 27, 2013Assignee: Samsung Electronics Co., LtdInventors: Sun-won Kang, Hwan-sik Lim
-
Patent number: 8519534Abstract: At least one microspring has applied thereover a laminate structure to provide: mechanical protection during handling and wafer processing, a spring spacer layer, strengthening of the anchor between spring and substrate, provision of a gap stop during spring deflection, and moisture and contaminant protection. A fully-formed laminate structure may be applied over the microspring structure or a partly-formed laminate structure may be applied over the microspring structure then cured or hardened. The tip portion of the microspring may protrude through the laminate structure and be exposed for contact or may be buried within the contact structure. The laminate structure may remain in place in the final microspring structure or be removed in whole or in part. The laminate structure may be photolithographically patternable material, patterned and etched to remove some or all of the structure, forming for example additional structural elements such as a gap stop for the microspring.Type: GrantFiled: September 22, 2010Date of Patent: August 27, 2013Assignee: Palo Alto Research Center IncorporatedInventors: Eugene M. Chow, Eric Peeters
-
Patent number: 8519547Abstract: A chip arrangement includes semiconductor chips coupled to opposing sides of an insulating layer. The arrangement includes a first semiconductor chip having a first chip surface presenting a first chip conductive region. An electrically insulating layer includes a first layer surface presenting a first layer conductive region, and a second, opposing surface presenting a second layer conductive region. The electrically insulating layer is coupled to the first semiconductor chip by applying the first layer conductive region to the first chip conductive region. The electrically insulating layer is then coupled to the second chip conductive region by applying the second layer conductive region to the second chip conductive region.Type: GrantFiled: March 6, 2012Date of Patent: August 27, 2013Assignee: Infineon Technologies AGInventors: Joachim Mahler, Alfred Haimerl, Angela Kessler, Michael Bauer
-
Patent number: 8513811Abstract: An electronic device including a die-pad area, a die fixed to the die-pad area, a connection terminal, and a ribbon of conductive material. The ribbon is electrically connected to the die and to the connection terminal, and has a prevalent dimension along a first axis, a width, measured along a second axis, which is transverse to the first axis, and a thickness, which is negligible with respect to the width; the ribbon moreover has a cross section that defines a concave geometrical shape.Type: GrantFiled: May 27, 2011Date of Patent: August 20, 2013Assignee: STMicroelectronics S.r.l.Inventors: Agatino Minotti, Giuseppe Cristaldi
-
Publication number: 20130147029Abstract: Some embodiments of the present disclosure provide the design and manufacture of an ultra-small chip assembly. The ultra-small chip assembly comprises a die, a plate-like back electrode disposed on the back-side of the die, and one or more plate-like positive electrodes disposed on the front-side of the die. The ultra-small chip assembly is configured such that one end of the plate-like back electrode extends beyond a first side of the die, and each of the one or more plate-like positive electrodes includes an end which extends beyond a second side of the die. By attaching both the plate-like back electrode and the plate-like positive electrodes on the surfaces of the die, and directly using the exposed ends of the plate-like electrodes as the lead-out electrodes for the chip assembly, the electrical connections outside of the die only occupy a very small volume.Type: ApplicationFiled: October 8, 2012Publication date: June 13, 2013Applicant: DIODES INCORPORATEDInventor: Diodes Incorporated
-
Patent number: 8461678Abstract: A structure is provided with a self-aligned resist layer on a surface of metal interconnects for use in forming air gaps in an insulator material and method of fabricating the same. The non-lithographic method includes applying a resist on a structure comprising at least one metal interconnect formed in an insulator material. The method further includes blanket-exposing the resist to energy and developing the resist to expose surfaces of the insulator material while protecting the metal interconnects. The method further includes forming air gaps in the insulator material by an etching process, while the metal interconnects remain protected by the resist.Type: GrantFiled: March 13, 2012Date of Patent: June 11, 2013Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Elbert E. Huang, Robert D. Miller
-
Patent number: 8461681Abstract: The present invention is directed to an interconnect for an implantable medical device. The interconnect includes a first conductive layer, a second conductive layer introduced over the first conductive layer, and a third conductive layer introduced over the second conductive layer. One of the first conductive layer, the second conductive layer, and the third conductive layer comprises titanium-niobium (Ti—Nb).Type: GrantFiled: April 27, 2007Date of Patent: June 11, 2013Assignee: Medtronic, Inc.Inventor: David A. Ruben
-
Publication number: 20130134577Abstract: A flexible conductive ribbon is ultrasonically bonded to the surface of a die and terminals from a lead frame of a package. Multiple ribbons and/or multiple bonded areas provide various benefits, such as high current capability, reduced spreading resistance, reliable bonds due to large contact areas, lower cost and higher throughput due to less areas to bond and test.Type: ApplicationFiled: January 25, 2013Publication date: May 30, 2013Inventor: Christoph B. Luechinger
-
Patent number: 8450853Abstract: A semiconductor device includes an electronic component having an electrode pad provided on an electrode pad forming face, and a rear face positioned on a side opposite to the electrode pad forming face; an insulating member provided to seal a periphery of the electronic component, and having a first face exposing the electrode pad forming face of the electronic component and a second face exposing the rear face of the electronic component; a multi-layer wiring structure body provided to cover the first face of the insulating member, the electrode pad, and the electrode pad forming face, and including a plurality of insulating layers laminated on each other, and a wiring pattern; and a piercing electrode piercing the insulating member from the first face to the second face. The wiring pattern is directly connected to the electrode pad and the piercing electrode.Type: GrantFiled: February 17, 2010Date of Patent: May 28, 2013Assignee: Shinko Electric Industries Co., Ltd.Inventor: Kenta Uchiyama
-
Patent number: 8445330Abstract: Packaged semiconductor devices and assemblies including interconnects and methods for forming such interconnects are disclosed herein. One embodiment of a packaged semiconductor assembly includes a die attached to a support layer. A plurality of interconnects are embedded in and project from the support layer, such that the support layer at least partially retains the interconnects in a predetermined array. An encapsulant is molded around each of the interconnects and encases at least a portion of the die, support layer and interconnects.Type: GrantFiled: April 30, 2012Date of Patent: May 21, 2013Assignee: Micron Technology, Inc.Inventors: Suan Jeung Boon, Yong Poo Chia, Meow Koon Eng
-
Patent number: 8431993Abstract: A method is disclosed for attaching an interconnection plate to semiconductor die within leadframe package. A base leadframe is provided with die pad for attaching semiconductor die. An interconnection plate is provided for attachment to the base leadframe and semiconductor die. Add a base registration feature onto base leadframe and a plate registration feature onto interconnection plate with the registration features designed to match each other such that, upon approach of the interconnection plate to base leadframe, the two registration features would engage and guide each other causing concomitant self-aligned attachment of the interconnection plate to base leadframe. Next, the interconnection plate is brought into close approach to base leadframe to engage and lock plate registration feature to base registration feature hence completing attachment of the interconnection plate to semiconductor die and forming a leadframe package.Type: GrantFiled: November 4, 2011Date of Patent: April 30, 2013Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yan Xun Xue, Jun Lu, Lei Shi, Liang Zhao
-
Patent number: 8431827Abstract: Circuit modules including identification codes and a method of managing them are provided. A module substrate includes signal input output terminals and outer ground terminals provided at the peripheral portions of a surface which becomes a mounting surface when the circuit module is completed. An inner-ground-terminal formation area surrounded by the signal input output terminals and the outer ground terminals includes a plurality of inner ground terminals arranged in a matrix of rows and columns. One of the edge portions is a direction identification area. The inner ground terminal is not provided in the direction identification area, and a first identification code having information about the position of the module substrate is provided in the direction identification area.Type: GrantFiled: June 8, 2011Date of Patent: April 30, 2013Assignee: Murata Manufacturing Co., Ltd.Inventors: Hiroshi Nishikawa, Taro Hirai
-
Patent number: 8426963Abstract: A power semiconductor package structure includes a carrier, a first power chip, a second power chip, a first conductive sheet, a second conductive sheet and a third conductive sheet. The first power chip has a first surface and a second surface opposing to the first surface. A first control electrode and a first main power electrode are disposed on the first surface, and a second main power electrode is disposed on the second surface. The second surface is disposed on the carrier, and electrically connected to the carrier through the second main power electrode. The second power chip has a third surface and a fourth surface opposing to the third surface. A third main power electrode is disposed on the third surface, and a fourth main power electrode is disposed on the fourth surface. The fourth surface is disposed on the first power chip. The first conductive sheet is electrically connected to the first main power electrode and the fourth main power electrode.Type: GrantFiled: April 11, 2011Date of Patent: April 23, 2013Assignee: Delta Electronics, Inc.Inventors: Jian-Hong Zeng, Shou-Yu Hong
-
Patent number: 8421227Abstract: A semiconductor chip structure includes a semiconductor substrate, an circuit structure, a passivation layer, a first adhesion/barrier layer, a metal cap and a metal layer. The semiconductor substrate has multiple electric devices located on a surface layer of a surface of the substrate. The circuit structure had multiple circuit layers electrically connecting with each other and electrically connecting with the electric devices. One of the circuit layers has multiple pads. The passivation layer is located on the circuit structure and has multiple openings penetrating through the passivation layer. The openings expose the pads. The first adhesion/barrier layer is over the pads and the passivation layer. The metal cap is located on the first adhesion/barrier layer and the passivation layer. The metal layer is on the metal layer.Type: GrantFiled: June 28, 2007Date of Patent: April 16, 2013Assignee: Megica CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee
-
Patent number: 8415791Abstract: A semiconductor device includes a support plate having a hole formed therein and a conductor formed on a wall surface of the hole, a semiconductor element; and a conductive post formed by a conductor having a first end portion at one end, and a second end portion at an other end. The second end portion of the conductive post is connected to the semiconductor element, and a side surface of the conductive post is fixed to the conductor on the wall surface of the hole deformed by pressing force of the conductive post on a side closer to the first end portion than the second end portion.Type: GrantFiled: November 23, 2010Date of Patent: April 9, 2013Assignee: Ibiden Co., Ltd.Inventors: Kiyotaka Tsukada, Tetsuya Muraki, Atsunari Yamashita, Yoshitomo Tomida
-
Publication number: 20130075890Abstract: Integrated circuits and methods of fabricating integrated circuits are disclosed herein. One embodiment of an integrated circuit includes a die having a side, wherein a conductive stud extends substantially normal relative to the side. A dielectric layer having a first side and a second side is located proximate the side of the die so that the first side of the dielectric layer is adjacent the side of the die. The conductive stud extends into the first side of the dielectric layer. A first via extends between the conductive stud and the second side of the dielectric layer. A conductive layer having a first side and a second side is located adjacent the second side of the dielectric layer, wherein the first side of the conductive layer is located adjacent the second side of the dielectric layer. At least a portion of the conductive layer is electrically connected to the first via.Type: ApplicationFiled: May 25, 2012Publication date: March 28, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Bernardo Gallegos, Abram Castro
-
Patent number: 8384230Abstract: A semiconductor device includes a wiring board that has a conductive pattern formed on at least one principal surface, and an IC chip that is mounted on the wiring board. The IC chip includes a plurality of electrodes to make conductor connection with the wiring board. The conductive pattern includes a lead line pattern and a heat dissipation pattern. The lead line pattern is connected with at least one of the plurality of electrodes through a conductor. The heat dissipation pattern is physically spaced from the IC chip and the lead line pattern and has a larger surface area than the lead line pattern. Further, the lead line pattern and the heat dissipation pattern are placed opposite to each other with a gap therebetween, and their opposite parts respectively have interdigitated shapes and are arranged with the respective interdigitated shapes engaging with each other with the gap therebetween.Type: GrantFiled: June 2, 2010Date of Patent: February 26, 2013Assignee: Renesas Electronics CorporationInventor: Hidenori Egawa
-
Publication number: 20130043582Abstract: A microelectronic package includes a subassembly including a first substrate and first and second microelectronic elements having contact-bearing faces facing towards oppositely-facing first and second surfaces of the first substrate and each having contacts electrically connected with the first substrate. The contact-bearing faces of the first and second microelectronic elements at least partially overlie one another. Leads electrically connect the subassembly with a second substrate, at least portions of the leads being aligned with an aperture in the second substrate. The leads can include wire bonds extending through an aperture in the first substrate and joined to contacts of the first microelectronic element aligned with the first substrate aperture. In one example, the subassembly can be electrically connected with the second substrate using electrically conductive spacer elements.Type: ApplicationFiled: August 15, 2011Publication date: February 21, 2013Applicant: TESSERA, INC.Inventors: Belgacem Haba, Wael Zohni, Richard Dewitt Crisp
-
Patent number: 8378468Abstract: By increasing the area of a source electrode 3a of a semiconductor element 3 and the area of a source terminal 2b of a lead frame 2, it is possible to extend a joint 8a of the source electrode 3a bonded to a conductive ribbon 6 and a joint 8b of the source terminal 2b. Thus it is possible to reduce an on resistance and easily reduce the number of times a bonding tool comes into contact with the joints to reduce a stress on the semiconductor element 3.Type: GrantFiled: September 17, 2009Date of Patent: February 19, 2013Assignee: Panasonic CorporationInventors: Chie Fujioka, Toshiyuki Yokoe, Daichi Kumano
-
Patent number: 8378447Abstract: An electrically programmable fuse includes an anode, a cathode, and a fuse link conductively connecting the cathode with the anode, which is programmable by applying a programming current. The anode and the fuse link each include a polysilicon layer and a silicide layer formed on the polysilicon layer, and the cathode includes the polysilicon layer and a partial silicide layer formed on a predetermined portion of the polysilicon layer of the cathode located adjacent to a cathode junction where the cathode and the fuse link meet.Type: GrantFiled: April 13, 2011Date of Patent: February 19, 2013Assignee: International Business Machines CorporationInventors: Kaushik Chanda, Ronald G. Filippi, Joseph M. Lukaitis, Ping-Chuan Wang
-
Patent number: 8367522Abstract: A method for fabricating a monolithic integrated electronic device using edge bond pads as well as the resulting device. The method includes providing a substrate having a surface region and forming one or more integrated micro electro-mechanical systems and electronic devices on a first region overlying the surface region. One or more trench structures can be formed within one or more portions of the first region. A passivation material and a conduction material can be formed overlying the first region and the one or more trench structures. The passivation material and the conduction material can be etched to form one or more bonding pad structure. The resulting device can then be singulated within a vicinity of the one or more bond pad structures to form two or more integrated micro electro-mechanical systems and electronic devices having edge bond pads.Type: GrantFiled: April 7, 2011Date of Patent: February 5, 2013Assignee: MCube Inc.Inventor: Xiao “Charles” Yang
-
Patent number: 8360325Abstract: A wireless IC device and an electronic apparatus are obtained, which can achieve miniaturization and improve the gain of a radiator plate (electrode) without providing a dedicated antenna. A wireless IC device is provided, in which a loop electrode is provided in a ground electrode provided on a printed wiring circuit board, and in which a wireless IC chip that processes a transmission/reception signal or an electromagnetic coupling module is coupled to the loop electrode. The ground electrode is coupled to the wireless IC chip or the electromagnetic coupling module via the loop electrode, and transmits or receives a high-frequency signal. The ground electrode is formed with a slit for adjusting a resonant frequency thereof.Type: GrantFiled: August 24, 2010Date of Patent: January 29, 2013Assignee: Murata Manufacturing Co., Ltd.Inventors: Takeshi Kataya, Noboru Kato, Satoshi Ishino, Nobuo Ikemoto, Ikuhei Kimura, Koji Shiroki, Yuya Dokai
-
Patent number: 8358014Abstract: A packaged semiconductor device has a metal plate (1200) with sawed sides (1200c), a flat first surface (1200a) and a parallel second surface (1200b); the plate is separated into a first section (1201) and a second section (1202) spaced apart by a gap (1230). The plate has on the second surface (1200b) at least one insular mesa (1205) of the same metal in each section, the mesas raised from the second plate surface. The device further has an insulating member (1231), which adheres to the first plate surface, bridges the gap, and thus couples the first and second sections together. The device further has a vertical stack (1270) of two power FET chips (1210) and (1220), each having a pair of terminals on the first chip surface (1211 and 1212; 1221 and 1222 respectively) and a single terminal on the second chip surface. The single terminals of chip (1210) and chip (1220) are attached to each other to form the common terminal (1240).Type: GrantFiled: May 21, 2010Date of Patent: January 22, 2013Assignee: Texas Instruments IncorporatedInventor: Sreenivasan K Koduri
-
Patent number: 8338968Abstract: A semiconductor device manufacturing technique which allows reduction of semiconductor chip size. First, a pad and other wires are formed over an insulating film. A surface protective film is formed over the insulating film including the pad and wires, and an opening is made in the surface protective film. The opening lies over the pad and exposes a surface of the pad. A bump electrode is formed over the surface protective film including the opening. Here, the pad is smaller than the bump electrode. Consequently, the wires are arranged just beneath the bump electrode in the same layer as the pad 10. In other words, the wires are arranged in space which becomes available because the pad is small enough.Type: GrantFiled: February 14, 2012Date of Patent: December 25, 2012Assignee: Renesas Electronics CorporationInventors: Akihiko Yoshioka, Shinya Suzuki
-
Patent number: 8338902Abstract: An uncooled infrared image sensor according to an embodiments includes: a plurality of pixel cells formed in a first region on a semiconductor substrate; a reference pixel cell formed in a second region on the semiconductor substrate and corresponding to each row or each column of the pixel cells; a supporting unit formed for each of the pixel cell and supporting a corresponding pixel cell; and an interconnect unit formed for each reference pixel cell. Each of the pixel cells includes: a first infrared absorption film and a first heat sensitive element. The reference pixel cell includes: a second infrared absorption film and a second heat sensitive element, the second heat sensitive element having the same characteristics as characteristics of the first heat sensitive element. The third and fourth interconnects of the interconnect unit have the same electrical resistance as electrical resistance of the first and second interconnects of the supporting unit.Type: GrantFiled: March 17, 2011Date of Patent: December 25, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Honam Kwon, Hideyuki Funaki, Hiroto Honda, Hitoshi Yagi, Ikuo Fujiwara, Masaki Atsuta, Kazuhiro Suzuki, Keita Sasaki, Koichi Ishii
-
Patent number: 8319245Abstract: A light emitting diode (LED) module includes a lead frame having a number (N) of conducting arms spaced apart from each other, where N?3, and at least one LED die mounted on one of any two neighbor conducting arms. Any two neighbor conducting arms are electrically coupled each other.Type: GrantFiled: June 16, 2009Date of Patent: November 27, 2012Assignees: Silitek Electronic (Guangzhou) Co., Ltd., Lite-On Technology Corp.Inventors: Shih-Chung Huang, Chen-Hsiu Lin, Meng-Sung Chou
-
Patent number: 8304864Abstract: A redistributed lead frame for use in a molded plastic semiconductor package is formed from an electrically conductive substrate by a sequential metal removal process. The process includes patterning a first side of the substrate to form an array of lands separated by channels; disposing a first molding compound within those channels; patterning a second side of the substrate to form an array of chip attach sites and routing circuits electrically interconnecting the array of lands and the array of chip attach sites; directly electrically interconnecting input/output pads on a semiconductor device to the chip attach sites; and encapsulating the semiconductor device, the array of chip attach sites and the routing circuits with a second molding compound. This process is particularly suited for the manufacture of chip scale packages and very thin packages.Type: GrantFiled: July 26, 2010Date of Patent: November 6, 2012Assignee: Unisem (Mauritius) Holdings LimitedInventors: Romarico Santos San Antonio, Anang Subagio, Shafidul Islam
-
Patent number: 8304901Abstract: In a termination structure in which a JTE layer is provided, a level or defect existing at an interface between a semiconductor layer and an insulating film, or a minute amount of adventitious impurities that infiltrate into the semiconductor interface from the insulating film or from an outside through the insulating film becomes a source or a breakdown point of a leakage current, which deteriorates a breakdown voltage.Type: GrantFiled: March 12, 2009Date of Patent: November 6, 2012Assignee: Mitsubishi Electric CorporationInventors: Hiroshi Watanabe, Naoki Yutani, Kenichi Ohtsuka, Kenichi Kuroda, Masayuki Imaizumi, Yoshinori Matsuno
-
Patent number: 8304902Abstract: A power semiconductor chip (first semiconductor chip) 41 is mounted on the main surface of a first radiator plate 31, and a control IC chip (second semiconductor chip) 42 is mounted on the main surface of a second radiator plate 32. The first radiator plate 31 has an extending portion 31A extending toward the side on which the second radiator plate 32 is provided in the arrangement direction of first lead terminals (lead terminals 21 to 24). The first lead terminals (lead terminals 21 to 24) are connected to a first side of the first radiator plate 31 to function as extraction electrodes of a rear side electrode (D: drain electrode) of the power semiconductor chip 41. A second lead terminal (lead terminal 25) is connected to a bonding pad 411 serving as a source electrode (S). The third lead terminals (lead terminals 26 to 28) are connected to an electrode of the control IC chip 42.Type: GrantFiled: June 29, 2010Date of Patent: November 6, 2012Assignee: Sanken Electric Co., Ltd.Inventor: Toshitaka Shiga
-
Patent number: 8299620Abstract: A semiconductor device and a manufacturing method for preventing mechanical and thermal damage to the semiconductor chip. A laser beam welds a first connection pad formed on a first external lead to a first electrode formed on the surface of the semiconductor chip. A first connection hole is formed in the first connection pad, and the first connection hole overlaps the first connection electrode. A laser beam irradiates an area including the first connection hole, and the first connection pad in a portion around the first connection hole is melted to form a melting section, that is welded to the first connection electrode to easily form a semiconductor device with more excellent electrical characteristics.Type: GrantFiled: June 27, 2008Date of Patent: October 30, 2012Assignee: Renesas Electronics CorporationInventors: Takekazu Tanaka, Kouhei Takahashi
-
Patent number: 8294258Abstract: In a power semiconductor module, a semiconductor device including electrode surfaces for connection on its front side and back side is connected on its back side to a first extraction electrode through soldering; a metal surface of one side of a laminated conductor having a laminated structure in which at least two types of metals are laminated is directly, intermetallically connected to the front side of the semiconductor device; a second extraction electrode is connected to a metal surface of another side of the laminated conductor through soldering; and the laminated conductor includes a plurality of arch-like protrusions and a straight section connecting the arch-like protrusions, the straight section is connected with the front side of the semiconductor device, and the protrusions are connected with the second extraction electrode.Type: GrantFiled: April 1, 2011Date of Patent: October 23, 2012Assignee: Hitachi, Ltd.Inventor: Katsunori Azuma
-
Patent number: 8283790Abstract: An electronic device includes a carrier, a surface mounting device, and solders. The carrier has a plurality of bonding pads, and at least one of the bonding pads has a notch, such that the bonding pad has a necking portion adjacent to the notch. The surface mounting device is disposed on the carrier. Besides, the surface mounting device has a plurality of leads, and each of the leads is connected to the necking portion of one of the bonding pads, respectively. The notch of each of the bonding pads is located under one of the leads. The solders connect the bonding pads and the leads.Type: GrantFiled: January 21, 2010Date of Patent: October 9, 2012Assignee: Everlight Electronics Co., Ltd.Inventor: Wen-Chieh Tsou
-
Patent number: 8278753Abstract: The semiconductor device comprises a support plate; a semiconductor element; and conductor posts consisting of a conductor having a first end at one end and a second end at the other end, the second end being connected to the semiconductor element and the conductor posts being connected to the support plate at a position on the side of the second end that is closer to the first end, wherein the conductor posts have a heat conductivity of approximately 200 W/m·K or higher and a Vickers hardness of approximately 70 or lower.Type: GrantFiled: November 23, 2010Date of Patent: October 2, 2012Assignee: Ibiden Co., Ltd.Inventors: Kiyotaka Tsukada, Tetsuya Muraki, Atsunari Yamashita, Yoshitomo Tomida
-
Patent number: 8269355Abstract: A semiconductor device such as a field-effect transistor, improved to reduce device resistance, comprises a leadframe which includes a die paddle integral with a first set of leads and a second set of leads that is electrically isolated from the first set, a semiconductor die having its lower surface positioned on, and electrically connected to, the die paddle, and a conductive layer on the upper surface of the die. At least one electrically conductive wire, preferably plural wires, extend laterally across the second surface of the semiconductor die, are in electrical contact with the conductive layer, and interconnect corresponding second leads on opposite sides of the die. The plural wires may be welded to leads in succession by alternate ball and wedge bonds on each lead. The conductive layer may be an aluminized layer on which is formed a thin layer a solderable material, such as tin. A solder is deposited on the tin layer, enmeshing the wires.Type: GrantFiled: November 8, 2010Date of Patent: September 18, 2012Assignee: Linear Technology CorporationInventor: David Alan Pruitt
-
Patent number: 8258612Abstract: A method of manufacturing a semiconductor package system includes: forming a leadframe having a passive device; encapsulating the passive device to form an encapsulant interposer; attaching a first die to the encapsulant interposer; forming a substrate interposer having a second die; and stacking the encapsulant interposer over the substrate interposer.Type: GrantFiled: November 9, 2010Date of Patent: September 4, 2012Assignee: STATS ChipPAC Ltd.Inventors: Heap Hoe Kuan, Rui Huang, Yaojian Lin, Seng Guan Chow
-
Patent number: 8253225Abstract: An electronic device and manufacturing thereof. One embodiment provides a semiconductor chip having a control electrode and a first load electrode on a first surface and a second load electrode on a second surface. A first lead is electrically coupled to the control electrode. A second lead is electrically coupled to the first load electrode. A third lead is electrically coupled to the first load electrode, the third lead being separate from the second lead. A fourth lead is electrically coupled to the second load electrode, the second and third leads being arranged between the first and fourth leads.Type: GrantFiled: February 22, 2008Date of Patent: August 28, 2012Assignee: Infineon Technologies AGInventors: Ralf Otremba, Marco Seibt, Uwe Kirchner, Wolfgang Peinhopf, Michael Treu, Andreas Schloegl, Mario Feldvoss
-
Patent number: 8232205Abstract: Methods of manufacturing a honeycomb extrusion die comprise the steps of coating at least a portion of a die body with a layer of conductive material and modifying the die body with an electrical discharge machining technique. The method then further includes the step of chemically removing the layer of conductive material, wherein the residual material from the electrical discharge machining technique is released from the die body.Type: GrantFiled: August 25, 2009Date of Patent: July 31, 2012Assignee: Corning IncorporatedInventor: Mark Lee Humphrey
-
Patent number: 8227336Abstract: A structure is provided with a self-aligned resist layer on a surface of metal interconnects for use in forming air gaps in an insulator material and method of fabricating the same. The non-lithographic method includes applying a resist on a structure comprising at least one metal interconnect formed in an insulator material. The method further includes blanket-exposing the resist to energy and developing the resist to expose surfaces of the insulator material while protecting the metal interconnects. The method further includes forming air gaps in the insulator material by an etching process, while the metal interconnects remain protected by the resist.Type: GrantFiled: January 20, 2009Date of Patent: July 24, 2012Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Elbert E. Huang, Robert D. Miller
-
Patent number: 8227907Abstract: An embodiment of the present invention is a technique to fabricate a metal interconnect. A first metal trace is printed on a die attached to a substrate or a cavity of a heat spreader in a package to electrically connect the first metal trace to a power contact in the substrate. A device is mounted on the first metal trace. The device receives power from the substrate when the package is powered.Type: GrantFiled: January 11, 2011Date of Patent: July 24, 2012Assignee: Intel CorporationInventors: Yoshihiro Tomita, David Chau, Gregory M. Chrysler, Devendra Natekar
-
Patent number: 8222651Abstract: A semiconductor device in which the wiring resistance and parasitic inductance of a semiconductor package configuring a power semiconductor module is reduced. In the semiconductor device, a semiconductor chip with an IGBT formed therein and a diode chip are mounted over the upper surface of a die pad. An emitter pad of the semiconductor chip and an anode pad of the diode chip are coupled with a lead by an Al wire. One end of the lead is located in a higher position than the upper surface of the die pad in order to shorten the length of the Al wire for coupling the emitter pad and the lead.Type: GrantFiled: May 8, 2010Date of Patent: July 17, 2012Assignee: Renesas Electronics CorporationInventors: Takamitsu Kanazawa, Toshiyuki Hata
-
Patent number: 8222737Abstract: A BGA semiconductor device includes a semiconductor package and a mounting board mounting thereon the semiconductor package, wherein an array of signal electrodes of the semiconductor package and an array of signal electrodes of the mounting board are coupled together via signal bumps. The BGA semiconductor device also includes a dummy bump, which reinforces the bending strength of the BGA semiconductor device and is broken by a shearing force caused by thermal expansion to alleviate the stress for the signal bumps.Type: GrantFiled: July 29, 2010Date of Patent: July 17, 2012Assignee: Elpida Memory, Inc.Inventors: Yuji Watanabe, Hisashi Tanie, Koji Hosokawa, Mitsuaki Katagiri, Ichiro Anjo
-
Patent number: 8193626Abstract: Provided is a semiconductor package including multiple semiconductor chips, and separate groups of leads connected to the semiconductor chips. The leads are exposed to the outside of the semiconductor package. The plurality of leads may include a first lead group for a first chip group and a second lead group for a second chip group. The first and second chip groups are part of the package.Type: GrantFiled: December 3, 2009Date of Patent: June 5, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Chul Park, Hysong-seob Kim, Kun-dae Yeom, Gwang-man Lim
-
Patent number: 8193634Abstract: A method for mounting a semiconductor device onto a composite substrate, including a submount and a heat sink, is described. According to one aspect of the invention, the materials for the submount and the heat sink are chosen so that the value of coefficient of thermal expansion of the semiconductor device is in between the values of coefficients of thermal expansion of the materials of the submount and the heat sink, the thickness of the submount being chosen so as to equalize thermal expansion of the semiconductor device to that of the surface of the submount the device is mounted on. According to another aspect of the invention, the semiconductor device, the submount, and the heat sink are soldered into a stack at a single step of heating, which facilitates reduction of residual post-soldering stresses.Type: GrantFiled: September 10, 2010Date of Patent: June 5, 2012Inventors: Andre Wong, Sukbhir Bajwa
-
Publication number: 20120133040Abstract: There is provided a semiconductor chip having four sides and being substantially formed in a rectangle, the semiconductor chip including: a first terminal which is located along one side of the four sides of the semiconductor chip and which is to be electrically connected to a solar cell outside the semiconductor chip; a second terminal which is located along the one side of the semiconductor chip and which is to be electrically connected to a secondary cell outside the semiconductor chip; and an interconnection line that electrically interconnects the first terminal and the second terminal.Type: ApplicationFiled: July 6, 2011Publication date: May 31, 2012Applicant: OKI SEMICONDUCTOR CO., LTD.Inventor: Kikuo UTSUNO
-
Patent number: 8183142Abstract: A semiconductor device manufacturing technique which allows reduction of semiconductor chip size. First, a pad and other wires are formed over an insulating film. A surface protective film is formed over the insulating film including the pad and wires, and an opening is made in the surface protective film. The opening lies over the pad and exposes a surface of the pad. A bump electrode is formed over the surface protective film including the opening. Here, the pad is smaller than the bump electrode. Consequently, the wires are arranged just beneath the bump electrode in the same layer as the pad 10. In other words, the wires are arranged in space which becomes available because the pad is small enough.Type: GrantFiled: April 23, 2010Date of Patent: May 22, 2012Assignee: Renesas Electronics CorporationInventors: Akihiko Yoshioka, Shinya Suzuki
-
Patent number: 8178978Abstract: Stacked die assemblies are electrically connected to connection sites on any support, without electrical connection to any interposed substrate or leadframe, and without solder.Type: GrantFiled: March 12, 2009Date of Patent: May 15, 2012Assignee: Vertical Circuits, Inc.Inventors: Simon J. S. McElrea, Marc E. Robinson, Lawrence Douglas Andrews, Jr.
-
Patent number: 8179692Abstract: A board includes a board body; a first conductor provided at a first surface of the board body; and an electrically conductive connection terminal having a spring property. The connection terminal includes a first end part fixed to the first conductor; a second end part to be connected to a first object of connection to be placed opposite the first surface of the board body; and a projection part provided on the first end part so as to project toward the first conductor.Type: GrantFiled: June 28, 2010Date of Patent: May 15, 2012Assignee: Shinko Electric Industries Co., Ltd.Inventor: Yoshihiro Ihara
-
Patent number: 8174107Abstract: The present invention provides a semiconductor device that includes semiconductor packages arranged in a stacked configuration. A plurality of leads are drawn from the stacked semiconductor packages and folded around the outer shape of each semiconductor package such that the leads extend over the upper surfaces of the semiconductor package. Holders affix the stacked semiconductor packages so that first and second leads contact each other, the first leads being drawn from a first one of the stacked semiconductor packages at a lower stacking stage, and the second leads being drawn from a second one of the stacked semiconductor packages at an adjacent, upper stacking stage.Type: GrantFiled: December 17, 2008Date of Patent: May 8, 2012Assignee: Spansion LLCInventor: Yasuhiro Shinma
-
Patent number: 8164186Abstract: A BGA semiconductor device includes a semiconductor package and a mounting board mounting thereon the semiconductor package, wherein an array of signal electrodes of the semiconductor package and an array of signal electrodes of the mounting board are coupled together via signal bumps. The BGA semiconductor device also includes a dummy bump, which reinforces the bending strength of the BGA semiconductor device and is broken by a shearing force caused by thermal expansion to alleviate the stress for the signal bumps.Type: GrantFiled: April 14, 2005Date of Patent: April 24, 2012Assignee: Elpida Memory, Inc.Inventors: Yuji Watanabe, Hisashi Tanie, Koji Hosokawa, Mitsuaki Katagiri, Ichiro Anjo
-
Patent number: 8164173Abstract: A panel has a baseplate with an upper first metallic layer and a multiplicity of a vertical semiconductor components. The vertical semiconductor components in each case have a first side with a first load electrode and a control electrode and an opposite second side with a second load electrode. The second side of the semiconductor components is in each case mounted on the metallic layer of the baseplate. The semiconductor components are arranged in such a way that edge sides of adjacent semiconductor components are separated from one another. A second metallic layer is arranged in separating regions between the semiconductor components.Type: GrantFiled: July 1, 2010Date of Patent: April 24, 2012Assignee: Infineon Technologies AGInventors: Adolf Koller, Horst Theuss, Ralf Otremba, Josef Hoeglauer, Helmut Strack, Reinhard Ploss