Characterized By Type Of Capacitor (epo) Patents (Class 257/E21.647)
-
Patent number: 7960226Abstract: On-chip decoupling capacitor structures, and methods of fabricating such decoupling capacitors are disclosed. On-chip decoupling capacitors help to reduce or prevent L di/dt voltage droop on the power grid for high surge current conditions. The inclusion of one or more decoupling capacitors on a chip, in close proximity to the power grid conductors reduces parasitic inductance and thereby provides improved decoupling performance with respect to high frequency noise. In one embodiment of the present invention, a capacitor stack structure is inserted between metal interconnect layers. Such a capacitor stack may consist of a bottom electrode/barrier; a thin dielectric material having a high dielectric constant; and a top electrode/barrier. In an alternative embodiment, the bottom electrode and/or bottom metal interconnect layer have three dimensional texture to increase the surface area of the capacitor.Type: GrantFiled: December 23, 2005Date of Patent: June 14, 2011Assignee: Intel CorporationInventors: Bruce A. Block, Richard Scott List, Ruitao Zhang
-
Patent number: 7955945Abstract: A process for making a dielectric material where a precursor polymer selected from poly(phenylene vinylene) polyacetylene, poly(p-phenylene), poly(thienylene vinylene), poly(1,4-naphthylene vinylene), and poly(p-pyridine vinylene) is energized said by exposure by radiation or increase in temperature to a level sufficient to eliminate said leaving groups contained within the precursor polymer, thereby transforming the dielectric material into a conductive polymer. The leaving group in the precursor polymer can be a chloride, a bromide, an iodide, a fluoride, an ester, an xanthate, a nitrile, an amine, a nitro group, a carbonate, a dithiocarbamate, a sulfonium group, an oxonium group, an iodonium group, a pyridinium group, an ammonium group, a borate group, a borane group, a sulphinyl group, or a sulfonyl group.Type: GrantFiled: September 28, 2010Date of Patent: June 7, 2011Assignee: Sandia CorporationInventors: Shawn M. Dirk, Ross S. Johnson, David R. Wheeler, Gregory R. Bogart
-
Publication number: 20110117718Abstract: A method of forming a semiconductor device includes forming a hole in an insulating film, forming a first conductive film in the hole, removing at least a portion of the insulating film around the first conductive film, and reducing a thickness of the first conductive film to produce a second conductive film.Type: ApplicationFiled: November 30, 2009Publication date: May 19, 2011Applicant: ELPIDA MEMORY, INC.Inventors: Yoshitaka Nakamura, Takahiro Suzuki, Kazuo Nomura, Keisuke Otsuka
-
Publication number: 20110110156Abstract: There is provided a technology which can allow a semiconductor chip formed with a nonvolatile memory to be sufficiently reduced in size. There is also provided a technology which can ensure the reliability of the nonvolatile memory. In a memory cell of the present invention, a boost gate electrode is formed over a control gate electrode via an insulating film. The boost gate electrode has the function of boosting a voltage applied to a memory gate electrode through capacitive coupling between the boost gate electrode and the memory gate electrode. That is, during a write operation or an erase operation to the memory cell, a high voltage is applied to the memory gate electrode and, to apply the high voltage to the memory gate electrode, the capacitive coupling using the boost gate electrode is subsidiarily used in the present invention.Type: ApplicationFiled: October 23, 2010Publication date: May 12, 2011Inventors: Yoshiyuki KAWASHIMA, Takashi Hashimoto
-
Publication number: 20110097861Abstract: An object of the invention is to reduce an area occupied by a capacitor in a circuit in a semiconductor device, and to downsize a semiconductor device on which the capacitor and an organic memory are mounted. The organic memory and the capacitor, included in a peripheral circuit, in which the same material as the layer containing the organic compound used for the organic memory is used as a dielectric, are used. The peripheral circuit here means a circuit having at least a capacitor such as a resonance circuit, a power supply circuit, a boosting circuit, a DA converter, or a protective circuit. Further, a capacitor in which a semiconductor is used as a dielectric may be provided over the same substrate as well as the capacitor in which the same material as the layer containing the organic compound is used as a dielectric.Type: ApplicationFiled: January 4, 2011Publication date: April 28, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Toshihiko SAITO
-
Patent number: 7919802Abstract: A method for fabricating an MIM capacitor is disclosed. First, a substrate is provided having a first dielectric layer thereon. Next at least one first damascene conductor is formed within the first dielectric layer, and a second dielectric layer with a capacitor opening is formed on the first dielectric layer, in which the capacitor opening is situated directly above the first damascene conductor. Next, an MIM capacitor having a top plate and a bottom plate is created within the capacitor opening, in which the bottom plate of the MIM capacitor is electrically connected to the first damascene conductor. Next, a third dielectric layer is deposited on the second dielectric layer and the MIM capacitor, and at least one second damascene conductor is formed within part of the third dielectric layer, in which the second damascene conductor is electrically connected to the top plate of the MIM capacitor.Type: GrantFiled: May 14, 2007Date of Patent: April 5, 2011Assignee: United Microelectronics Corp.Inventors: Chun-Yi Lin, Chien-Chou Hung
-
Patent number: 7871884Abstract: A method for manufacturing the DRAM includes first providing a substrate where patterned first mask layer and deep trenches exposed by the patterned first mask layer are formed. Deep trench capacitors are formed in the deep trenches and each of the deep trench capacitors includes a lower electrode, an upper electrode, and a capacitor dielectric layer. A device isolation layer is formed in the first mask layer and the substrate for defining an active region. The first mask layer is removed for exposing the substrate, and a semiconductor layer is formed on the exposed substrate. The semiconductor layer and the substrate are patterned for forming trenches, and the bottom of the trench is adjacent to the upper electrodes of the trench capacitor. Gate structures filling into the trenches are formed on the substrate. A doped region is formed in the substrate adjacent to a side of the gate structure.Type: GrantFiled: August 20, 2008Date of Patent: January 18, 2011Assignee: ProMOS Technologies Inc.Inventor: Jung-Wu Chien
-
Patent number: 7846808Abstract: A method for manufacturing a semiconductor device that reduces the overall number of masking processes while also preventing short-circuiting between electrodes. The method can include sequentially forming a first insulating film, a lower metal layer, a second insulating material, an upper metal layer, and a third insulating material over a semiconductor substrate; forming a third insulating film and an upper electrode by performing a first etching process using a mask to pattern the third insulating material and the upper metal layer; and then forming a second insulating film and a lower electrode by performing a second etching process using the mask to pattern the second insulating material and the lower metal layer.Type: GrantFiled: November 29, 2007Date of Patent: December 7, 2010Assignee: Dongbu HiTek Co., Ltd.Inventors: Sang-Il Hwang, Jeong-Yei Jang
-
Patent number: 7829410Abstract: Some embodiments include methods of forming capacitors. A first section of a capacitor may be formed to include a first storage node, a first dielectric material, and a first plate material. A second section of the capacitor may be formed to include a second storage node, a second dielectric material, and a second plate material. The first and second sections may be formed over a memory array region, and the first and second plate materials may be electrically connected to first and second interconnects, respectively, that extend to over a region peripheral to the memory array region. The first and second interconnects may be electrically connected to one another to couple the first and second plate materials to one another. Some embodiments include capacitor structures, and some embodiments include methods of forming DRAM arrays.Type: GrantFiled: November 26, 2007Date of Patent: November 9, 2010Assignee: Micron Technology, Inc.Inventor: Todd Jackson Plum
-
Patent number: 7825043Abstract: A method for fabricating a capacitor in a semiconductor device includes: forming a bottom electrode; forming a ZrxAlyOz dielectric layer on the bottom electrode using an atomic layer deposition (ALD) method, wherein the ZrxAlyOz dielectric layer comprises a zirconium (Zr) component, an aluminum (Al) component and an oxygen (O) component mixed in predetermined mole fractions of x, y and z, respectively; and forming a top electrode on the ZrxAlyOz dielectric layer.Type: GrantFiled: June 28, 2006Date of Patent: November 2, 2010Assignee: Hynix Semiconductor Inc.Inventor: Kee-Jeung Lee
-
Patent number: 7799653Abstract: A method for forming a capacitor in a dynamic random access memory, comprising steps of: providing a semiconductor substrate having at least a transistor, whereon an interlayer dielectric layer having at least a first plug is formed so that the first plug is connected to the drain of the transistor; depositing an etching stop layer on the first plug and the interlayer dielectric layer; depositing a first insulating layer on the etching stop layer; forming at least a second plug on the first insulating layer and the etching stop layer so that the second plug is connected to the first plug; depositing a second insulating layer on the first insulating layer and the second plug; forming at least a mold cavity in the second insulating layer so that the aperture of the mold cavity is larger than the diameter of the second plug and there is a deviation between the mold cavity and the second plug; removing the first insulating layer in the mold cavity until the etching stop layer; depositing a first electrode layer tType: GrantFiled: July 25, 2008Date of Patent: September 21, 2010Assignee: Industrial Technology Research InstituteInventors: Heng-Yuan Lee, Ching-Chiun Wang, Tai-Yuan Wu
-
Patent number: 7799580Abstract: A method for manufacturing a ferroelectric memory device includes the steps of: forming a ferroelectric capacitor on a substrate; forming a hydrogen barrier film that covers the ferroelectric capacitor; forming a dielectric film that covers the hydrogen barrier film; and forming a through hole that penetrates the dielectric film and the hydrogen barrier film by etching that uses a mixed gas containing perfluorocarbon gas and oxygen gas, wherein the flow quantity of the perfluorocarbon gas is 0.77 times or more but 3.8 times or less the flow quantity of the oxygen gas.Type: GrantFiled: July 14, 2008Date of Patent: September 21, 2010Assignee: Seiko Epson CorporationInventors: Osamu Sakato, Takeshi Kokubun
-
Patent number: 7799633Abstract: Provided are a semiconductor device and a method of manufacturing the semiconductor device, for example, a semiconductor device using carbon nanotubes or nanowires as lower electrodes of a capacitor, and a method of manufacturing the semiconductor device. The semiconductor device may include a lower electrode including a plurality of tubes or wires on a semiconductor substrate, a dielectric layer on the surface of the lower electrode, and an upper electrode on the surface of the dielectric layer, wherein the plurality of tubes or wires radiate outwardly from each other centering on the lower portion of the plurality of tubes or wires. Thus, the off current of the capacitor may be increased by increasing the surface area of the lower electrodes of the capacitor.Type: GrantFiled: October 31, 2007Date of Patent: September 21, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Young-moon Choi, Ji-young Kim, In-seok Yeo, Sun-woo Lee
-
Publication number: 20100224922Abstract: A semiconductor device includes: a first multi-layered structure; a first insulating film over the first multi-layered structure, the first insulating film containing fluorine; and a second insulating film over the first insulating film.Type: ApplicationFiled: March 4, 2010Publication date: September 9, 2010Applicant: ELPIDA MEMORY, INC.Inventor: Takashi SHINHARA
-
Patent number: 7786521Abstract: A semiconductor device with a dielectric structure and a method for fabricating the same are provided. A capacitor in the semiconductor device includes: a bottom electrode formed on a substrate; a first dielectric layer made of titanium dioxide (TiO2) in rutile phase and formed on the bottom electrode; and an upper electrode formed on the first dielectric layer.Type: GrantFiled: January 26, 2009Date of Patent: August 31, 2010Assignee: Hynix Semiconductor Inc.Inventors: Ki-Seon Park, Jae-Sung Roh
-
Patent number: 7781346Abstract: A semiconductor structure may be formed by a wet etching process using an etchant containing water. The semiconductor structure may include a plurality of patterns having an increased or higher aspect ratio and may be arranged closer to one another. A dry cleaning process may be performed using hydrogen fluoride gas on the semiconductor structure.Type: GrantFiled: June 20, 2006Date of Patent: August 24, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Cheol-Woo Park, Byoung-Moon Yoon, Yong-Sun Ko, Kyung-Hyun Kim, Kwang-Wook Lee
-
Publication number: 20100207179Abstract: A semiconductor fin having a doping of the first conductivity type and a semiconductor column are formed on a substrate. The semiconductor column and an adjoined end portion of the semiconductor fin are doped with dopants of a second conductivity type, which is the opposite of the first conductivity type. The doped semiconductor column constitutes an inner electrode of a capacitor. A dielectric layer and a conductive material layer are formed on the semiconductor fin and the semiconductor column. The conductive material layer is patterned to form an outer electrode for the capacitor and a gate electrode. A single-sided halo implantation may be performed. Source and drain regions are formed in the semiconductor fin to form an access transistor. The source region is electrically connected to the inner electrode of the capacitor. The access transistor and the capacitor collectively constitute a DRAM cell.Type: ApplicationFiled: February 5, 2010Publication date: August 19, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Roger A. Booth, JR., Kangguo Cheng, Chengwen Pei, Geng Wang
-
Publication number: 20100207178Abstract: A method for manufacturing a semiconductor device comprises: forming a lower electrode on a semiconductor substrate, sputtering a ferroelectric film on the lower electrode using a target, thermal treating the ferroelectric film in an atmosphere containing oxygen in accordance with an accumulated period of use of the target for fabricating the ferroelectric film, and forming an upper electrode on the ferroelectric film.Type: ApplicationFiled: February 15, 2008Publication date: August 19, 2010Applicant: FUJITSU LIMITEDInventors: Makoto TAKAHASHI, Mitsushi Fujiki, Kenkichi Suezawa, Wensheng Wang, Ko Nakamura
-
Publication number: 20100203693Abstract: A manufacturing method of DRAM is provided. A substrate having a deep trench is provided, and then a deep trench capacitor including a bottom electrode, an upper electrode and a capacitor dielectric layer is formed in the deep trench. A part of the upper electrode of the deep trench capacitor is removed to form a first trench. A buried strap is formed in the substrate on one side of the upper electrode. An isolation structure is formed in the first trench to define an active region. A part of the substrate adjacent to the isolation structure is removed to form a second trench. A first heavily doped region is formed on the bottom of the second trench, and the first heavily doped region is electrically connected to the buried strap. A dielectric layer is formed on the bottom of the second trench.Type: ApplicationFiled: April 23, 2010Publication date: August 12, 2010Applicant: NANYA TECHNOLOGY CORPORATIONInventor: Shih-Wen Liu
-
Publication number: 20100193852Abstract: The present invention relates to semiconductor devices, and more particularly to a structure and method for forming memory cells in a semiconductor device using a patterning layer and etch sequence. The method includes forming trenches in a layered semiconductor structure, each trench having an inner sidewall adjacent a section of the layered semiconductor structure between the trenches and an outer sidewall opposite the inner sidewall. The trenches are filled with polysilicon and the patterning layer is formed over the layered semiconductor structure. An opening is then patterned through the patterning layer, the opening exposing the section of the layered semiconductor structure between the trenches and only a vertical portion of the polysilicon along the inner sidewall of each trench. The layered semiconductor structure is then etched. The patterning layer prevents a second vertical portion of the polysilicon along the outer sidewall of each trench from being removed.Type: ApplicationFiled: February 2, 2010Publication date: August 5, 2010Applicant: International Business Machines CorporationInventors: Kangguo Cheng, David M. Dobuzinsky, Byeong Y. Kim, Munir D. Naeem
-
Publication number: 20100193849Abstract: According to one embodiment, a semiconductor memory device having a ferroelectric film, includes a semiconductor substrate, a field effect transistor formed on the semiconductor substrate, an inter-layer insulating film formed on the field effect transistor and the semiconductor substrate, a plug constituted with a single-crystalline structure, the plug being formed in the inter-layer insulating film and being connected with a source or a drain of the field effect transistor, a lower electrode constituted with a single-crystalline structure formed on the plug, a ferroelectric film formed on the lower electrode an upper electrode formed on the ferroelectric film.Type: ApplicationFiled: January 18, 2010Publication date: August 5, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Jun NISHIMURA, Yoshinori KUMURA, Hiroyuki KANAYA, Tohru OZAKI
-
Patent number: 7759190Abstract: A fabrication method of a memory device is disclosed. A substrate having a trench is provided, comprising a trench capacitor, a conductive column, a collar dielectric layer and a top dielectric layer therein. A gate structure with spacers on sidewalls is disposed on the substrate and neighboring the trench. An opening is formed on the substrate between the collar dielectric layer and the gate structure. Next, a portion of the top dielectric layer and the collar dielectric layer is removed to expose a portion of the conductive column. An insulating layer is deposited on the gate structure and the exposed conductive column, filling the opening. The insulating layer is etched to expose a portion of the capacitor-side region of the substrate and the conductive column. A transmissive strap is formed by selective deposition, electrically connecting the capacitor-side region of the substrate and the conductive column.Type: GrantFiled: October 26, 2007Date of Patent: July 20, 2010Assignee: Nanya Technology CorporationInventors: Neng-Tai Shih, Jeng-Ping Lin
-
Publication number: 20100144106Abstract: A method for fabricating a memory cell is provided. A trench is formed in a semiconductor structure that comprises a semiconductor layer, and a trench capacitor is formed in the trench. Conductivity determining impurities are implanted into the semiconductor structure to create a well region in the semiconductor layer that is directly coupled to the trench capacitor. A gate structure is formed overlying a portion of the well region. Conductivity determining ions are then implanted into other portions of the well region to form a source region and a drain region, and to define an active body region between the source region and the drain region. The active body region directly contacts the trench capacitor.Type: ApplicationFiled: December 8, 2008Publication date: June 10, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Hyun-Jin CHO, Sang H. DHONG, Jung-Suk GOO, Gurupada MANDAL
-
Patent number: 7713881Abstract: A method for void free filling with in-situ doped amorphous silicon of a deep trench structure is provided in which a first fill is carried out in a way so that film deposition occurs from the bottom of the trench upwards, with step coverage well in excess of 100%. In a second fill step, deposition conditions are changed to reduce the impact of dopant on deposition rate, and deposition proceeds at a rate which exceeds the deposition rate of the first fill. In an application of this method to the formation of deep trench capacitor structures, the intermediate steps further including the capping of the void free filled trench with a thick layer of amorphous silicon, planarization of the wafer thereafter, followed by a thermal anneal to re-distribute the dopant within the filled trench. Thereafter, additional steps can be performed to complete the formation of the capacitor structure.Type: GrantFiled: August 27, 2008Date of Patent: May 11, 2010Assignee: Applied Materials, Inc.Inventors: Ajit Paranjpe, Somnath Nag
-
Patent number: 7679124Abstract: An analog capacitor capable of reducing the influence of an applied voltage on a capacitance and a method of manufacturing the analog capacitor are provided. The analog capacitor includes a lower electrode which is formed on a substrate, a multi-layered dielectric layer which includes at least one oxide layer and at least one oxynitride layer which are formed of a material selected from the group consisting of Hf, Al, Zr, La, Ba, Sr, Ti, Pb, Bi and a combination thereof and is formed on the lower electrode, and an upper electrode which is formed on the multi-layered dielectric layer.Type: GrantFiled: July 22, 2005Date of Patent: March 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-kuk Jeong, Seok-jun Won, Dae-jin Kwon, Min-woo Song, Weon-hong Kim
-
Publication number: 20100052026Abstract: A semiconductor structure is disclosed. The semiconductor structure includes an active semiconductor layer, a semiconductor device having a gate disposed on top of the active semiconductor layer, and source and drain regions and a body/channel region disposed within the active semiconductor layer, an insulator layer having a first and second side, the first side being adjacent to the active semiconductor layer, a substrate disposed adjacent to the second side of the insulator layer, a deep trench capacitor disposed under the body/channel region of the semiconductor device. The deep trench capacitor electrically connects with and contacts the body/channel region of the semiconductor device, and is located adjacent to the gate of the semiconductor device. The semiconductor structure increases a critical charge Qcrit, thereby reducing a soft error rate (SER) of the semiconductor device.Type: ApplicationFiled: August 28, 2008Publication date: March 4, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John Edward Barth, JR., Kerry Bernstein, Ethan Harrison Cannon, Francis Roger White
-
Patent number: 7666752Abstract: The present invention relates to a method for depositing a dielectric material comprising a transition metal compound. After providing a substrate, a first pre-cursor comprising a transition metal compound and a second pre-cursor predominantly comprising at least one of water vapour, ammonia and hydrazine are successively applied on the substrate for forming a first layer of transition metal containing material. In a next step the first pre-cursor and a third pre-cursor comprising at least one of ozone and oxygen are successively applied on the first layer for forming a second layer of the transition metal containing material.Type: GrantFiled: January 19, 2007Date of Patent: February 23, 2010Assignee: Qimonda AGInventors: Stephan Kudelka, Lars Oberbeck, Uwe Schroeder, Tim Boescke, Johannes Heitmann, Annette Saenger, Joerg Schumann, Elke Erben
-
Patent number: 7666797Abstract: The invention includes methods for selectively etching insulative material supports relative to conductive material. The invention can include methods for selectively etching silicon nitride relative to metal nitride. The metal nitride can be in the form of containers over a semiconductor substrate, with such containers having upwardly-extending openings with lateral widths of less than or equal to about 4000 angstroms; and the silicon nitride can be in the form of a layer extending between the containers. The selective etching can comprise exposure of at least some of the silicon nitride and the containers to Cl2 to remove the exposed silicon nitride, while not removing at least the majority of the metal nitride from the containers. In subsequent processing, the containers can be incorporated into capacitors.Type: GrantFiled: August 17, 2006Date of Patent: February 23, 2010Assignee: Micron Technology, Inc.Inventors: Kevin R. Shea, Thomas M. Graettinger
-
Publication number: 20100041204Abstract: Some embodiments include methods of making stud-type capacitors utilizing carbon-containing support material. Openings may be formed through the carbon-containing support material to electrical nodes, and subsequently conductive material may be grown within the openings. The carbon-containing support material may then be removed, and the conductive material utilized as stud-type storage nodes of stud-type capacitors. The stud-type capacitors may be incorporated into DRAM, and the DRAM may be utilized in electronic systems.Type: ApplicationFiled: August 13, 2008Publication date: February 18, 2010Inventors: Mark Kiehlbauch, Kevin R. Shea
-
Patent number: 7659568Abstract: An external electrode structure for a monolithic ceramic capacitor provided with a function as a resistance element is capable of preventing a reduction of the external electrode due to baking in a reducing atmosphere, so that Ni or a Ni alloy can be used in an internal electrode and a good electrical connection between the internal electrode and the external electrode is achieved. The external electrodes disposed on an outer surface of a capacitor main body include an electrically conductive layer and a metal plating layer disposed thereon, and the electrically conductive layer includes a compound oxide, e.g., an In—Sn compound oxide, which reacts with Ni or the Ni alloy, and a glass component.Type: GrantFiled: February 2, 2007Date of Patent: February 9, 2010Assignee: Murata Manufacturing Co., Ltd.Inventors: Mitsuhiro Kusano, Shizuharu Watanabe
-
Publication number: 20100001325Abstract: A semiconductor device includes an insulating film provided over a semiconductor substrate, a conductive plug buried in the insulating film, an underlying conductive film which is provided on the conductive plug and on the insulating film and which has a flat upper surface, and a ferroelectric capacitor provided on the underlying conductive film. At least in a region on the conductive plug, the concentration of nitrogen in the underlying conductive film gradually decreases from the upper surface to the inside.Type: ApplicationFiled: June 30, 2009Publication date: January 7, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Naoya Sashida
-
Patent number: 7638391Abstract: A method for fabricating a semiconductor memory device. A pair of neighboring trench capacitors is formed in a substrate. An insulating layer having a pair of connecting structures therein is formed on the substrate, in which the pair of connecting structures is electrically connected to the pair of neighboring trench capacitors. An active layer is formed on the insulating layer between the pair of connecting structures so as to cover the pair of connecting structures. A pair of gate structures is formed on the active layer to electrically connect to the pair of trench capacitors. A semiconductor memory device is also disclosed.Type: GrantFiled: December 5, 2007Date of Patent: December 29, 2009Assignee: Nanya Technology CorporationInventors: Chien-Li Cheng, Shian-Jyh Lin, Ming-Yuan Huang
-
Patent number: 7622307Abstract: A semiconductor device includes at least one phase-change pattern disposed on a semiconductor substrate. A planarized capping layer, a planarized protecting layer, and a planarized insulating layer are sequentially stacked to surround sidewalls of the at least one phase-change pattern. An interconnection layer pattern is disposed on the planarized capping layer, the planarized protecting layer, and the planarized insulating layer. The interconnection layer pattern is in contact with the phase-change pattern.Type: GrantFiled: July 19, 2005Date of Patent: November 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hyun Park, Jae-Hee Oh, Won-Cheol Jeong
-
Patent number: 7615493Abstract: A method for forming an alignment mark comprises forming an etch stop film and an interlayer insulating film over a semiconductor substrate including a cell region and a scribe region, etching a predetermined region of the interlayer insulating film and the etch stop film to form a storage node region in the cell region and an alignment mark region in the scribe region, forming a layer for storage node over an entire surface of the resultant including the storage node region in the cell region and the alignment mark region in the scribe region, etching the layer for storage node until the interlayer insulting film is exposed, and removing the interlayer insulating film to form a capacitor in the cell region and an alignment mark in the scribe region.Type: GrantFiled: July 5, 2006Date of Patent: November 10, 2009Assignee: Hynix Semiconductor Inc.Inventor: Seok Kyun Kim
-
Patent number: 7608517Abstract: Disclosed is a method for forming a capacitor of a semiconductor device, which can secure wanted charging capacity and also improve leakage current characteristics. The method comprises the steps of: forming a storage electrode on a semiconductor substrate; forming a dielectric layer formed of Ti(1-x)TbxO on the storage electrode; and forming a plate electrode on the dielectric layer formed of Ti(1-x)TbxO.Type: GrantFiled: May 4, 2005Date of Patent: October 27, 2009Assignee: Hynix Semiconductor Inc.Inventor: Kee Jeung Lee
-
Publication number: 20090236691Abstract: A deep trench metal-insulator-metal (MIM) capacitor in an SOI-type substrate. In the deep trench, a layer of TiN, followed by a layer of high-k dielectric, followed by a second layer of TiN. The resulting capacitor is completely buried below the SOI layer, thereby allowing for subsequent structures to be placed over the deep trench.Type: ApplicationFiled: March 24, 2008Publication date: September 24, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas W. Dyer, Eduard A. Cartier, Michael P. Chudzik, Naim Moumen
-
Patent number: 7585723Abstract: A method for fabricating a semiconductor device includes forming an insulation structure over a substrate structure including contact plugs, etching the insulation structure to form opening regions each of which has a lower opening portion having a critical dimension wider than an upper opening portion, and forming a conductive layer contacting the contact plugs inside the opening regions.Type: GrantFiled: February 13, 2007Date of Patent: September 8, 2009Assignee: Hynix Semiconductor IncInventor: Ky-Hyun Han
-
Patent number: 7563667Abstract: In a method for forming a semiconductor device, a device isolation layer is formed in a capacitor region of a silicon substrate, and a bottom electrode and a dielectric layer are formed on the device isolation layer. Insulation sidewalls are formed on both sides of the bottom electrode. A top electrode is formed on the dielectric layer, and simultaneously a gate electrode is formed in a transistor region of the silicon substrate. Source/drain impurity regions are formed in the silicon substrate at both sides of the gate electrode.Type: GrantFiled: December 13, 2007Date of Patent: July 21, 2009Assignee: Dongbu HiTek Co., Ltd.Inventors: Choul Joo Ko, Yong Jun Lee
-
Publication number: 20090173980Abstract: A memory cell has an access transistor and a capacitor with an electrode disposed within a deep trench. STI oxide covers at least a portion of the electrode, and a liner covers a remaining portion of the electrode. The liner may be a layer of nitride over a layer of oxide. Some of the STI may cover a portion of the liner. In a memory array a pass wordline may be isolated from the electrode by the STI oxide and the liner.Type: ApplicationFiled: January 7, 2008Publication date: July 9, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Johnathan E. Faltermeier, Herbert L. Ho, Paul C. Parries
-
Publication number: 20090166697Abstract: Disclosed are a semiconductor device and method of fabricating the same. The semiconductor device includes a floating gate on a semiconductor layer; a first contact on the floating gate; a MIM capacitor including a lower electrode, an insulating layer, and an upper electrode on the first contact; a second contact on a drain region of the semiconductor layer; a metal island on the second contact; a via on the metal island; and a bit line on the via.Type: ApplicationFiled: December 8, 2008Publication date: July 2, 2009Inventor: Sung Kun Park
-
Publication number: 20090152608Abstract: A method for forming a memory device. The method provides a protective layer overlying a surface region of a substrate before threshold voltage implant. The method then includes depositing a photo resist layer and patterning the photo resist by selectively removing a portion of the photo resist to expose the protective layer overlying a first region while maintaining the photo resist overlying a second region. The method includes implanting impurities for threshold voltage adjustment into the first region while the second region is substantially free of the impurities for threshold voltage adjustment. The method also includes forming a source region and a drain region. The method further includes providing a conductive structure over the source region. A junction between the conductive structure and the source region is substantially within the second region. The method then provides a storage capacitor in electrical contact with the source region via the conductive structure.Type: ApplicationFiled: September 26, 2008Publication date: June 18, 2009Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: JoBong Choi
-
Publication number: 20090134491Abstract: Some embodiments include methods of forming capacitors. A first section of a capacitor may be formed to include a first storage node, a first dielectric material, and a first plate material. A second section of the capacitor may be formed to include a second storage node, a second dielectric material, and a second plate material. The first and second sections may be formed over a memory array region, and the first and second plate materials may be electrically connected to first and second interconnects, respectively, that extend to over a region peripheral to the memory array region. The first and second interconnects may be electrically connected to one another to couple the first and second plate materials to one another. Some embodiments include capacitor structures, and some embodiments include methods of forming DRAM arrays.Type: ApplicationFiled: November 26, 2007Publication date: May 28, 2009Inventor: Todd Jackson Plum
-
Patent number: 7531416Abstract: Thick-film capacitors are formed on ceramic interconnect substrates having high capacitance densities and other desirable electrical and physical properties. The capacitor dielectrics are fired at high temperatures.Type: GrantFiled: December 21, 2005Date of Patent: May 12, 2009Assignee: E. I. du Pont de Nemours and CompanyInventors: Daniel Irwin Amey, Jr., William J. Borland
-
Patent number: 7517753Abstract: The invention includes methods of forming pluralities of capacitors. In one implementation, a method of forming a plurality of capacitors includes anodically etching individual capacitor electrode channels within a material over individual capacitor storage node locations on a substrate. The channels are at least partially filled with electrically conductive capacitor electrode material in electrical connection with the individual capacitor storage node locations. The capacitor electrode material is incorporated into a plurality of capacitors. Other aspects and implementations are contemplated.Type: GrantFiled: May 18, 2005Date of Patent: April 14, 2009Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Publication number: 20090090996Abstract: A semiconductor device includes a semiconductor substrate divided into a cell array region, a core region, and a peripheral region. Bit lines are formed in the respective regions. Storage node contact plugs are formed in the cell array region, and blocking patterns are simultaneously formed around the bit lines of the core region and the peripheral region. Capacitors are formed in the cell array region to come into contact with the storage node contact plugs, and metal contact plugs are formed to come into contact with the capacitors of the cell array region and the bit lines of the core region and the peripheral region. In the semiconductor device, even if the metal contact plugs are not aligned with the bit lines, the blocking pattern works to stabilize the contact between the metal contact plugs and the bit lines.Type: ApplicationFiled: December 10, 2007Publication date: April 9, 2009Inventor: Dong Chul KOO
-
Patent number: 7504295Abstract: DRAM cells include a common drain region in an integrated circuit substrate and first and second source regions in the integrated circuit substrate, a respective one of which is laterally offset from the common drain region along respective first and second opposite directions. First and second storage nodes are provided on the integrated circuit substrate, a respective one of which is electrically connected to a respective one of the first and second source regions. The first and second storage nodes are laterally offset from the respective first and second source regions along the first direction.Type: GrantFiled: September 5, 2006Date of Patent: March 17, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-hyeon Lee, Dong-il Bae
-
Patent number: 7501320Abstract: A semiconductor device with a dielectric structure and a method for fabricating the same are provided. A capacitor in the semiconductor device includes: a bottom electrode formed on a substrate; a first dielectric layer made of titanium dioxide (TiO2) in rutile phase and formed on the bottom electrode; and an upper electrode formed on the first dielectric layer.Type: GrantFiled: November 23, 2005Date of Patent: March 10, 2009Assignee: Hynix Semiconductor Inc.Inventors: Ki-Seon Park, Jae-Sung Roh
-
Publication number: 20090061588Abstract: A method for fabricating a dynamic random access memory is provided. A substrate having two trench capacitors therein is provided, an isolation structure protruding from a surface of the substrate is formed on each trench capacitor, a spacer is formed on the substrate at two sides of each of the isolation structures, and a block layer is formed between each spacer and each isolation structure and between each spacer and the substrate. A trench is formed in the substrate between the trench capacitors, and partial of the trench is located under partial of the spacers and partial of the block layer. The spacers, the block layer, and partial of the isolation structures above the trench are removed. A gate structure protruding from the surface of the substrate is formed in the trench. A doped region is formed in the substrate at each of two sides of the gate structure.Type: ApplicationFiled: January 7, 2008Publication date: March 5, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Chang-Ho Yeh, Hong-Wen Lee
-
Patent number: 7491604Abstract: A trench memory filled with a monolithic conducting material and methods for forming the same are disclosed. The trench memory includes a trench that has only a single, monolithic conducting material within the trench. The method includes forming a trench with a collar in the trench; forming a node dielectric on a sidewall of the trench; and filling the trench with a monolithic conducting material, such as polysilicon.Type: GrantFiled: March 7, 2006Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventor: Kangguo Cheng
-
Publication number: 20090020798Abstract: A transistor structure includes a gate trench. The gate trench includes a bottle-shape bottom. The bottle-shape bottom includes a first conductive material wider than its top. The top includes a second material in a substrate, a gate structure on the gate trench and electrically connected to the first conductive material, a source/drain doping region adjacent to the gate trench and a gate channel between the source/drain doping region.Type: ApplicationFiled: December 4, 2007Publication date: January 22, 2009Inventors: Pei-Ing Lee, Shian-Jyh Lin