Wire-like Arrangements Or Pins Or Rods (epo) Patents (Class 257/E23.024)
-
Patent number: 7696631Abstract: Inner wire bond pads are formed within a peripheral region of a semiconductor chip and at least one bonding wire is attached to the inner wire bond pads. The semiconductor chip may be customized for a specific configuration of choice by wiring inner wire bond pads. Alternately, the bonding wires may be employed to reinforce a power network or a ground network. Further, the bonding wire may serve as a passive radio frequency (RF) component. In addition, the bonding wire may be used a heat conduction path to transfer heat from the semiconductor chip to the upper package housing.Type: GrantFiled: December 10, 2007Date of Patent: April 13, 2010Assignee: International Business Machines CorporationInventors: Frederic Beaulieu, Mukta G. Farooq, Kevin S. Petrarca
-
Publication number: 20100084773Abstract: A wiring substrate and a semiconductor chip mounted on the wiring substrate are connected together via a bonding wire. The distance from each end of the semiconductor chip to a wire bond pad provided on the wiring substrate is smaller than the height of the semiconductor chip.Type: ApplicationFiled: October 2, 2009Publication date: April 8, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Satoshi ITAYA, Dai SASAKI, Mitsuaki KATAGIRL
-
Publication number: 20100078812Abstract: A WBGA semiconductor package primarily comprises a substrate, a chip, a chip-bonding adhesive, a plurality of bonding wires electrically connecting the chip and the substrate, an encapsulant to encapsulate the chip and the bonding wires, and a plurality of external terminals disposed under the substrate. The substrate has a depression for accommodating the chip-bonding adhesive and a slot for passing through bonding wires. The chip is partially embedded in the depression to dispose on the substrate. During the chip bonding step, the chip-bonding adhesive is confined in the depression in a manner to fill the gaps between the sides of the first chip and the inwalls around the depression to generate a non-planar adhering interface by partially covering the sides of the first chip. Therefore, the total package thickness is reduced, the delamination of the passivation layer and the fractures at the sides of the chip are avoided.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventor: Chin-Ti CHEN
-
Patent number: 7687921Abstract: An electronic device includes multiple IC dies stacked in an offset stacking arrangement on a substrate. Each IC die includes electrically isolated step pads that facilitates transmitting a dedicated signal between a (beginning) substrate bonding pad and a selected (terminal) contact pad of any die by way of short bonding wires that extend up the stack between the electrically isolated step pads. A memory devices includes stacked memory IC die, wherein “shared” signal transmission paths are formed by associated bonding wires that link corresponding contact pads of each memory die, and dedicated select/control signals are transmitted to each memory die by separate transmission paths formed in part by associated electrically isolated step pads. Substrate space overhung by the stack is used for passive components and IC dies. Memory controller die may be mounted on the stack and connected by dedicated transmission paths utilizing the electrically isolated step pads.Type: GrantFiled: May 5, 2008Date of Patent: March 30, 2010Assignee: Super Talent Electronics, Inc.Inventors: Siew S. Hiew, Nan Nan, Abraham C. Ma
-
Publication number: 20100072633Abstract: A semiconductor apparatus includes a substrate having at least one terminal, a thin semiconductor film including at least one semiconductor device, the thin semiconductor film being disposed and bonded on the substrate; and an individual interconnecting line formed as a thin conductive film extending from the semiconductor device in the thin semiconductor film to the terminal in the substrate, electrically connecting the semiconductor device to the terminal. Compared with conventional semiconductor apparatus, the invented apparatus is smaller and has a reduced material cost.Type: ApplicationFiled: November 20, 2009Publication date: March 25, 2010Applicant: Oki Data CorporationInventors: Mitsuhiko Ogihara, Hiroyuki Fujiwara, Masaaki Sakuta, Ichimatsu Abiko
-
Patent number: 7679174Abstract: A circuit board has a curved portion provided in at least one side of an external shape thereof. An external connecting terminal is provided on a first main surface of the circuit board. A semiconductor element is mounted on a second main surface of the circuit board. A first wiring network is provided in a region except the terminal region on the first main surface. A second wiring network is provided on the second main surface. Distance from the side including the curved portion to the first wiring network is larger than distance from at least one of the other sides to the first wiring networks, and distance from the side including the curved portion to the second wiring network is larger than distance from at least one of the other sides to the second wiring networks.Type: GrantFiled: March 27, 2007Date of Patent: March 16, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Okada, Kiyokazu Okada, Akinori Ono, Taku Nishiyama
-
Publication number: 20100052130Abstract: Provided is a semiconductor package. The semiconductor package includes a bonding wire electrically connecting a first package substrate and a second package substrate to each other and an insulating layer adhering the first package substrate and the second package substrate to each other and covering a portion of the bonding wire.Type: ApplicationFiled: August 27, 2009Publication date: March 4, 2010Inventors: HYUN-IK HWANG, YONG-JIN JUNG, KUNHO SONG
-
Patent number: 7671478Abstract: A system and method for packaging a magnetic sensor is described. A sensor die is constructed such that connection pads are situated on two opposing sides of the die in two vertical arrays. Bonding wires connect the connection pads on the sensor die to wire bond pads on a substrate. Alternatively, the connection pads are connected to solderable chip pads on the substrate using flip chip bonding. Traces and vias are used to connect the wire bond pads or the solderable chip pads to sensor package pads. The sensor package pads are located on a single side of a sensor package for mounting on a next assembly. The next assembly has a land pattern that includes at least one leveling pad for positioning the sensor die perpendicular to the next assembly while being mounted and a single row of pads for making connections to the sensor package.Type: GrantFiled: September 2, 2005Date of Patent: March 2, 2010Assignee: Honeywell International Inc.Inventors: Lakshman S. Wathanawasam, Michael J. Bohlinger, Tamara K. Bratland, Hong Wan
-
Publication number: 20100044861Abstract: A semiconductor device is disclosed including a support structure for supporting an edge of a semiconductor die that is not supported on the substrate or semiconductor die below. In embodiments, the semiconductor device may in general include a substrate having a plurality of contact pads, a first semiconductor die mounted on the substrate, and a second semiconductor die mounted on the first semiconductor die in an offset configuration so that an edge of the second semiconductor die overhangs the first semiconductor die. A support structure may be affixed to one or more of the contact pads beneath the overhanging edge to support the overhanging edge during a wire bonding process which exerts a downward force on the overhanging edge.Type: ApplicationFiled: August 20, 2008Publication date: February 25, 2010Inventors: Chin-Tien Chiu, Hem Takiar, Jia Qing Xi
-
Patent number: 7667316Abstract: A semiconductor integrated circuit includes a power transistor formed on a semiconductor substrate, a plurality of first metal patterns and a plurality of second metal patterns which are formed right above the power transistor and function as a first electrode and as a second electrode of the power transistor, respectively, a plurality of first buses each electrically connected with, of a plurality of first metal patterns, a corresponding first metal pattern, a plurality of second buses each electrically connected with, of a plurality of second metal patterns, a corresponding second metal pattern, wherein one contact pad is provided to each of a plurality of first buses and a plurality of second buses.Type: GrantFiled: October 30, 2007Date of Patent: February 23, 2010Assignee: Panasonic CorporationInventors: Shingo Fukamizu, Yutaka Nabeshima, Takashi Katsuyama
-
Publication number: 20100032825Abstract: In accordance with one or more embodiments, a flange package comprises a flange and an interposer having two or more fingers disposed in an interposer trench. The flange has a mold lock formed about a periphery of the interposer trench. A dielectric ring comprising a dielectric material is formed in the interposer trench, and in and around the periphery of the mold lock. A semiconductor die is disposed within the dielectric ring having gate pads and source pads formed on a first side, and having drain pads disposed on a second side of the die. The gate pads are coupled to the interposer and the source pads are coupled to the flange. A gate lead is coupled to the interposer and a drain lead is coupled to the drain pads. Other embodiments are disclosed.Type: ApplicationFiled: July 21, 2009Publication date: February 11, 2010Applicant: HVVI Semiconductors, Inc.Inventors: Alex Elliott, Phuong T. Le
-
Publication number: 20100019392Abstract: A stacked die package is disclosed. The stacked die package includes a wire-bond die that is electrically coupled to other components via one or more wire bonds and a flip-chip die that is coupled to the top surface of the wire-bond die via one or more solder joints. The wire-bond die is formed underneath the flip-chip die. A space defined by the height of the loops of the one or more wire-bonds overlap a space defined by the thickness of one or more solder joints.Type: ApplicationFiled: July 25, 2008Publication date: January 28, 2010Inventors: Tan Gin Ghee, Leow Hong Keat
-
Publication number: 20100019396Abstract: A semiconductor device may be fabricated according to a method that reduces stain difference of a passivation layer in the semiconductor device. The method may include forming top wiring patterns in a substrate, depositing a primary undoped silicate glass (USG) layer on the top wiring patterns to fill a gap between the top wiring patterns, and coating a SOG layer on the substrate on which the primary USG layer has been deposited. Next, the SOG layer on the surface of the substrate may be removed until the primary USG layer is exposed, and a secondary USG layer may be deposited on the substrate on which the primary USG layer has been exposed.Type: ApplicationFiled: October 5, 2009Publication date: January 28, 2010Applicant: DONGBU HITEK CO., LTD.Inventor: Yong Wook SHIN
-
Publication number: 20100007010Abstract: A wire bonding structure of a semiconductor package includes a bonding wire, a pad and a non-conductive adhesive material. The bonding wire includes a line portion and a block portion, wherein the block portion is physically connected to the line portion, and the sectional area of the block portion is bigger than that of the line portion. The pad is bonded to the block portion. The non-conductive adhesive material covers the pad and seals the whole block portion of the bonding wire.Type: ApplicationFiled: July 10, 2009Publication date: January 14, 2010Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Hsiao Chuan CHANG, Tsung Yueh TSAI, Yi Shao LAI, Ho Ming TONG, Jian Cheng CHEN, Wei Chi YIH, Chang Ying HUNG
-
Publication number: 20100007034Abstract: A wirebond protector has an elongated shape that corresponds to the elongated array of wirebonds along the edge of a microelectronic device that connect a semiconductor die to electrical conductors on a substrate. In making the microelectronic device with wirebond protection, wirebonds are first formed in the conventional manner The wirebond protector is then attached to the device in an orientation in which it extends along the array of wirebonds to at least partially cover the wirebonds.Type: ApplicationFiled: July 9, 2008Publication date: January 14, 2010Applicant: AVAGO TECHNOLOGIES FIBER IP (SINGAPORE) PTE. LTD.Inventor: David J.K. Meadowcroft
-
Publication number: 20100001413Abstract: The present invention aims at providing a semiconductor device capable of reliably preventing a wire bonded to an island from being disconnected due to a thermal shock, a temperature cycle and the like in mounting and capable of preventing remarkable increase in the process time. In the semiconductor device according to the present invention, a semiconductor chip is die-bonded to the surface of an island, one end of a first wire is wire-bonded to an electrode formed on the surface of the semiconductor chip to form a first bonding section and the other end of the first wire is wire-bonded to the island to form a second bonding section, while the semiconductor device is resin-sealed. A double bonding section formed by wire-bonding a second wire is provided on the second bonding section of the first wire wire-bonded onto the island.Type: ApplicationFiled: April 14, 2006Publication date: January 7, 2010Applicant: ROHM CO., LTD.Inventors: Hideki Hiromoto, Sadamasa Fujii, Tsunemori Yamaguchi
-
Publication number: 20100001393Abstract: A miniaturized semiconductor device has a package substrate, a semiconductor chip mounted on the main surface of the package substrate and having plural LNAs each for amplifying a signal, an RF VCO for converting the frequency of the signal supplied from each LNA, and an IF VCO for converting the frequency of a signal supplied from a baseband. A plurality of ball electrodes are provided on the back surface of the package substrate. The package substrate is provided with a first common GND wire for supplying a GND potential to each of the LNAs, with a second common GND wire for supplying the GND potential to the RF VCO, and with a third common GND wire for supplying the GND potential to the IF VCO. The first, second, and third common GND wires are separated from each other.Type: ApplicationFiled: September 15, 2009Publication date: January 7, 2010Inventors: Tadatoshi DANNO, Toru Nagamine, Hiroshi Mori, Tsukasa Ichinose
-
Publication number: 20090321927Abstract: To provide a small, high-performance semiconductor device in which contact between adjacent wires is prevented for increased flexibility in designing a wiring layout, and an efficient method for manufacturing the semiconductor device. The semiconductor device includes a substrate 10 having an electrode 21A arranged on its surface; and a first semiconductor element 11A which includes an electrode 22 arranged on its surface and which is supported by the substrate 10, wherein a first wire 41 is connected through a first bump 31 to at least one of the electrodes over the substrate 10 and semiconductor element 11A (i.e., at least one of the electrodes 21 and 22), and a second wire 42 is connected through a second bump 32 to a bonding portion of the wire 41.Type: ApplicationFiled: September 11, 2009Publication date: December 31, 2009Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Takao Nishimura, Yoshiaki Narisawa
-
Publication number: 20090321897Abstract: A method and/or an apparatus of power ring positioning to minimize crosstalk are disclosed. In one embodiment, a method includes generating an array of fingers between a power ring and a die, applying a signal wire between a bond pad of the die and a particular finger of the array of fingers, and applying a shielding wire between an adjacent bond pad and the power ring, such that the shielding wire is longer than the signal wire and does not couple to any of the array of fingers. The shielding wire may be placed between adjacent ones of the signal wire to minimize crosstalk between the adjacent ones of the signal wire.Type: ApplicationFiled: July 23, 2009Publication date: December 31, 2009Inventors: Anwar Ali, Tauman T. Lau, Kalyan Doddapaneni
-
Publication number: 20090321951Abstract: A low profile semiconductor package is disclosed including at least first and second stacked semiconductor die mounted to a substrate. The first and/or second semiconductor die may be fabricated with a plurality of redistribution pads formed over and electrically coupled to a plurality of bond pads. After the semiconductor die are formed and diced from the wafer, the die may be mounted to the substrate using a low profile reverse wire bond according to the present invention. In particular, a wedge bond may be formed between the wire and the redistribution pad without having to use a second wire bond ball on the die bond pad as in conventional reverse ball bonding processes.Type: ApplicationFiled: June 30, 2008Publication date: December 31, 2009Inventors: Hem Takiar, Shrikar Bhagath
-
Publication number: 20090321950Abstract: A semiconductor die and a low profile semiconductor package formed therefrom are disclosed. The semiconductor package may include at least first and second stacked semiconductor die mounted to a substrate. The first and/or second semiconductor die may be fabricated with localized cavities through a bottom surface of the semiconductor die, along a side edge of the semiconductor die. The one or more localized cavities in a side take up less than the entire side. Thus, the localized cavities allow low height stacking of semiconductor die while providing each die with a high degree of structural integrity to prevent cracking or breaking of the die edge during fabrication.Type: ApplicationFiled: June 30, 2008Publication date: December 31, 2009Inventors: Hem Takiar, Shrikar Bhagath, Cheemen Yu, Chih-Chin Liao
-
Publication number: 20090321952Abstract: A low profile semiconductor package is disclosed including at least first and second stacked semiconductor die mounted to a substrate. The first semiconductor die may be electrically coupled to the substrate with a plurality of stitches in a forward ball bonding process. The second semiconductor die may in turn be electrically coupled to the first semiconductor die using a second set of stitches bonded between the die bond pads of the first and second semiconductor die. The second set of stitches may each include a lead end having a stitch ball that is bonded to the bond pads of the second semiconductor die. The tail end of each stitch in the second set of stitches may be wedge bonded directly to lead end of a stitch in the first set of stitches.Type: ApplicationFiled: June 30, 2008Publication date: December 31, 2009Inventors: XingZhi Liang, HaiBo Fang, Li Wang
-
Patent number: 7638885Abstract: A fabric type semiconductor device package is provided. The fabric type semiconductor device package comprises a fabric type printed circuit board comprising a fabric and a lead unit formed by patterning a conductive material on the fabric, a semiconductor device comprising an electrode unit bonded to the lead unit of the fabric type printed circuit board, and a molding unit for sealing the fabric type printed circuit board and the semiconductor device. In the fabric type semiconductor device package according to the present invention, a fabric type printed circuit board formed of fabric is used so that a feeling of an alien substance can be minimized. The fabric type semiconductor device package can be easily installed. The productivity of the fabric type semiconductor device package can be improved.Type: GrantFiled: February 26, 2008Date of Patent: December 29, 2009Assignee: Korea Advanced Institute of Science & TechnologyInventors: Hoi-Jun Yoo, Yongsang Kim, Hyejung Kim
-
Publication number: 20090315164Abstract: An integrated circuit package system includes: connecting a carrier and an integrated circuit mounted thereover; preforming a wire-in-film encapsulation having a cavity; pressing the wire-in-film encapsulation over the carrier and the integrated circuit with the cavity exposing a portion of the integrated circuit; and curing the wire-in-film encapsulation.Type: ApplicationFiled: June 20, 2008Publication date: December 24, 2009Inventors: Seng Guan Chow, Rui Huang, Heap Hoe Kuan
-
Publication number: 20090309237Abstract: A semiconductor package system is provided. A substrate having a die attach paddle is provided. A first plurality of leads is provided around the die attach paddle having a first plurality of lead tips. A second plurality of leads is provided around the die attach paddle interleaved with the first plurality of leads, at least some of the second plurality of leads having a plurality of depression lead tips. A first die is attached to the die attach paddle. The die is wire bonded to the first plurality of leads and the second plurality of leads. The die is encapsulated.Type: ApplicationFiled: August 25, 2009Publication date: December 17, 2009Inventors: Seng Guan Chow, Ming Ying, Il Kwon Shim, Lip Seng Tan
-
Patent number: 7633151Abstract: Various integrated circuit packages, lids therefor and methods of making the same are provided. In one aspect, a method of manufacturing is provided that includes providing an integrated circuit package lid that has a surface adapted to face towards an integrated circuit, and forming a wetting film on the surface. The wetting film has at least one void where the surface of the lid is exposed. The void inhibits bonding so that a stress reduction site is produced.Type: GrantFiled: March 16, 2007Date of Patent: December 15, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Seah Sun Too, Jacquana Diep, Mohammad Khan
-
Publication number: 20090273096Abstract: An electronic device includes multiple IC dies stacked in an offset stacking arrangement on a substrate. Each IC die includes electrically isolated step pads that facilitates transmitting a dedicated signal between a (beginning) substrate bonding pad and a selected (terminal) contact pad of any die by way of short bonding wires that extend up the stack between the electrically isolated step pads. A memory devices includes stacked memory IC die, wherein “shared” signal transmission paths are formed by associated bonding wires that link corresponding contact pads of each memory die, and dedicated select/control signals are transmitted to each memory die by separate transmission paths formed in part by associated electrically isolated step pads. Substrate space overhung by the stack is used for passive components and IC dies. Memory controller die may be mounted on the stack and connected by dedicated transmission paths utilizing the electrically isolated step pads.Type: ApplicationFiled: May 5, 2008Publication date: November 5, 2009Applicant: Super Talent Electronics, Inc.Inventors: Siew S. Hiew, Nan Nan, Abraham C. Ma
-
Publication number: 20090273072Abstract: Disclosed is a semiconductor device eliminated of the effect of an adhesive used in assembling upon the semiconductor chip. According to the semiconductor device, the semiconductor device includes a board, a semiconductor chip provided on and contacting with the board, and a plurality of wires each having both ends firmly fixed to a point close to a peripheral edge of the semiconductor chip and a point on the board close to a peripheral edge respectively. The semiconductor chip is fixed on the board by means of the wires.Type: ApplicationFiled: March 30, 2006Publication date: November 5, 2009Applicant: PIONEER CORPORATIONInventors: Tomonari Nakada, Nobuyasu Negishi, Kazuto Sakemura
-
Publication number: 20090273074Abstract: Semiconductor dies embodying electronic circuits are enclosed and protected within a package. To electrically access the die, the package includes external electrical leads which in turn connect to internal bond wires. The bond wires electrically connect the package to the die. As die density and circuit complexity increase, bond wire are placed in greater proximity. As a result, signal coupling between adjacent bond wires also increases and this coupling reduces circuit performance and input/output rates. A dissipation bond wire is provided adjacent the signal or supply bond wire acting as an aggressor. The dissipation bond wire has a first end connecting to the package and the second end connecting to the die or the package to form a conductive loop which dissipates unwanted coupling from an aggressor bond wire before the coupling couples into victim bond wire. The dissipation bond wire may be grounded.Type: ApplicationFiled: April 27, 2009Publication date: November 5, 2009Inventor: Xiaoming Li
-
Publication number: 20090261469Abstract: Manufacturing a semiconductor package includes preparing a semiconductor chip having a top surface with bumps electrically connected to bonding pads, a bottom surface opposite to the top surface and side surfaces joining the top surface to the bottom surface. The bottom surface of the semiconductor chip is attached to a base substrate. A heat pressure process is performed to form a wiring support member on the base substrate to cover the top surface and the side surfaces of the semiconductor chip while exposing each of the bumps. Wirings are formed to be electrically connected to the bumps on the wiring support member. The base substrate is removed from the semiconductor chip and the wiring support member.Type: ApplicationFiled: December 30, 2008Publication date: October 22, 2009Inventor: Qwan Ho CHUNG
-
Patent number: 7602059Abstract: A lead pin of a circuit includes a pin, an insulator that surrounds the pin, and a conductor that surrounds the insulator, the conductor including non-uniformity.Type: GrantFiled: July 13, 2006Date of Patent: October 13, 2009Assignee: NEC Systems Technologies, Ltd.Inventors: Yasushi Nobutaka, Hiroshi Kamiya
-
Publication number: 20090243099Abstract: A window-type BGA semiconductor package is revealed, primarily comprising a substrate with a wire-bonding slot, a chip disposed on a top surface of the substrate, and a plurality of bonding wires passing through the wire-bonding slot. A plurality of plating line stubs are formed on a bottom surface of the substrate, connect the bonding fingers on the substrate and extend to the wire-bonding slot. The bonding wires electrically connect the bonding pads of the chip to the corresponding bonding fingers of the substrate. The plating line stubs are compliant to the wire-bonding paths of the bonding wires correspondingly connected at the bonding fingers, such as parallel to the overlapped arrangement, to avoid electrical short between the plating line stubs and the bonding wires with no corresponding relationship of electrical connections.Type: ApplicationFiled: March 27, 2008Publication date: October 1, 2009Inventors: Wen-Jeng FAN, Yi-Ling Liu, Shin-Hui Huang, Tsai-Chuan Yu
-
Publication number: 20090243082Abstract: An integrated circuit package system includes: mounting an integrated circuit die adjacent to a lead; forming a first encapsulation around and exposing the integrated circuit die and the lead; and forming a planar interconnect between the integrated circuit die and the lead with the planar interconnect on the first encapsulation.Type: ApplicationFiled: March 26, 2008Publication date: October 1, 2009Inventors: Zigmund Ramirez Camacho, Lionel Chien Hui Tay, Henry Descalzo Bathan, Abelardo Jr. Advincula
-
Publication number: 20090236740Abstract: A WBGA (window ball grid array) semiconductor package includes a substrate having a slot as a window for a chip. The slot has four straight sections and four rounded corners respectively interconnecting adjacent two straight sides. Each rounded corner has a radius satisfying the minimum distance between the pads and the slot according to the design rule so as to increase the pad pitch in the chip. The plain area increased due to the pad pitch is suitable for ESD circuit or capacitors layout.Type: ApplicationFiled: June 6, 2008Publication date: September 24, 2009Inventor: Ming-Feng Wu
-
Publication number: 20090236701Abstract: A chip arrangement is disclosed. The chip arrangement includes a first chip, a first bond wire having an inductive element and coupled with the first chip at its one end and an inductivity compensation structure including a first conductive plate coupled with the first bond wire at the other end of the first bond wire, and a second conductive plate arranged in parallel to the first conductive plate, wherein the first conductive plate and the second conductive plate are configured such that a resonant condition for a partial circuit formed by the first bond wire and the inductivity compensation structure is formed to compensate for the inductive element of the first bond wire. A method of determining an inductivity compensation structure for compensating a bond wire inductivity in a chip arrangement is also disclosed.Type: ApplicationFiled: March 18, 2008Publication date: September 24, 2009Applicant: Nanyang Technological UniversityInventors: Mei Sun, Yue Ping Zhang
-
Publication number: 20090236737Abstract: An RF/microwave circuit is configured to eliminate the physical constraint that requires a sacrifice of one output series inductor wirebond for each shunt inductor wirebond. The circuit employs a multi-level metalized substrate as part of its output impedance matching network. The lower level of the multi-level substrate serves as an intermediate connection point for the output series inductor wirebonds as it extends from the output terminal of an active device to an output metallization pad. The upper level of the multi-level substrate serves to support a DC block capacitor and as an intermediate connection point for the shunt inductor wirebonds. The multi-level substrate allows the series inductor wirebonds to be positioned at a lower height, and the shunt inductor wirebonds at a greater height. Because they are at different heights, the physical constraint of sacrificing a series wirebond per a shunt inductor wirebond can be eliminated.Type: ApplicationFiled: March 21, 2008Publication date: September 24, 2009Applicant: INTEGRA TECHNOLOGIES, INC.Inventors: Jeffrey A. Burger, Fouad F. Boueri
-
Publication number: 20090236751Abstract: An integrated circuit package system including: providing a substrate having a support mounted thereover; mounting an integrated circuit die above the substrate; mounting a wire-bonded die offset above the integrated circuit die creating an overhang supported by the support; connecting the wire-bonded die to the substrate with bond wires; and encapsulating the integrated circuit die, the wire-bonded die and the bond wires with an encapsulation.Type: ApplicationFiled: March 19, 2008Publication date: September 24, 2009Inventors: Chee Keong Chin, Guo Qiang Shen, Ya Ping Wang
-
Publication number: 20090230532Abstract: An integrated circuit package-in-package system including: providing a substrate; mounting a structure over the substrate; supporting an inner stacking module cantilevered over the substrate by an electrical interconnect connected to the substrate, the electrical interconnect forming a gap between the inner stacking module and the structure controlled by the size of the electrical interconnect; and encapsulating the structure and inner stacking module with an encapsulation.Type: ApplicationFiled: March 11, 2008Publication date: September 17, 2009Inventors: Chan Hoon Ko, Soo-San Park
-
Publication number: 20090230548Abstract: A semiconductor package may have a semiconductor chip that includes a chip pad formed on a substrate including an integrated circuit, and a passivation layer exposing the chip pad, a first redistribution wiring layer that is connected to the chip pad and extends on the semiconductor chip and includes a wire bonding pad to provide wire bonding and a first solder pad to connect the first redistribution wiring layer to a second semiconductor chip, and a second redistribution wiring layer that is connected to the first redistribution wiring layer on the first redistribution wiring layer and includes a second solder pad to connect the second redistribution wiring layer to a third semiconductor chip.Type: ApplicationFiled: August 19, 2008Publication date: September 17, 2009Applicant: Samsung Electronics Co., LtdInventors: Myeong-soon PARK, Hyun-soo CHUNG, Seok-ho KIM, Ki-hyuk KIM, Chang-woo SHIN
-
Publication number: 20090230564Abstract: A chip structure according to the present invention is provided. A plurality of pedestals extends from the back surface of the chip structure. Each of the pedestals is located at a position away from the edge of the back surface for a non-zero distance so that the pedestals of an upper chip structure will not damage the bonding pads positioned on the edge of the active surface of a lower chip structure when the upper chip structure is stacked on the active surface of the lower chip structure with the pedestals.Type: ApplicationFiled: August 8, 2008Publication date: September 17, 2009Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Tsung Yueh TSAI, Yi Shao Lai, Cheng Wei Huang
-
Publication number: 20090224409Abstract: There is provided a semiconductor device with which stress can be prevented from locally concentrating on an external connecting terminal on a post and thus damages of the external connecting terminal can be prevented. The semiconductor device includes a semiconductor chip, a sealing resin layer stacked on a surface of the semiconductor chip, and the post which penetrates the sealing resin layer in a stacking direction of the semiconductor chip and the sealing resin layer, protrudes from the sealing resin layer, and has a periphery of the protruding portion opposedly in contact with a surface of the sealing resin layer in the stacking direction.Type: ApplicationFiled: October 3, 2006Publication date: September 10, 2009Applicant: ROHM CO., LTD.Inventors: Osamu Miyata, Shingo Higuchi
-
Publication number: 20090224390Abstract: An integrated circuit package system including: providing a substrate; mounting an integrated circuit above the substrate; mounting an inner stacking module, having an inner stacking module encapsulation and a molded integral step molded in the inner stacking module encapsulation, above the integrated circuit; and encapsulating the inner stacking module, and the integrated circuit with an encapsulation.Type: ApplicationFiled: March 10, 2008Publication date: September 10, 2009Inventors: DeokKyung Yang, In Sang Yoon, Jae Han Chung
-
Publication number: 20090212408Abstract: An integrated circuit package system comprising: providing a package die; and connecting a connector lead having a first connector end with a protruded connection surface and a lowered structure over the package die.Type: ApplicationFiled: February 26, 2008Publication date: August 27, 2009Inventors: DaeSik Choi, Sang-Ho Lee, Soo-San Park
-
Publication number: 20090206487Abstract: A method for forming a wire bonding substrate is disclosed. A substrate comprising a first surface and a second surface is provided. A through hole is formed in the substrate. A conductive layer is formed on the first surface and the second surface of the substrate and covers a sidewall of the through hole. The conductive layer on the first surface of the substrate is patterned to form at least a first conductive pad, and the conductive layer on the second surface of the substrate is patterned to form at least a second conductive pad. An insulating layer is formed on the first surface and the second surface of the substrate and covers the first conductive pad and the second conductive pad. The insulating layer is recessed until top surfaces of the first conductive pad and the second conductive pad are exposed. A first metal layer is electroplated on the first conductive pad by applying current from the second conductive pad to the first conductive pad through the conductive layer passing the through hole.Type: ApplicationFiled: April 24, 2008Publication date: August 20, 2009Applicant: NAN YA PCB CORP.Inventors: Meng-Han Lee, Hung-En Hsu, Wei-Wen Lan, Yun-Hsiang Pai
-
Publication number: 20090206460Abstract: The invention provides apparatus and methods by which, in a stacked semiconductor chip package, a continuous electrical path may be provided among bond pads by way of one or more intermediate bond pad electrically isolated from its underlying surface.Type: ApplicationFiled: October 30, 2007Publication date: August 20, 2009Inventors: Elaine Bautista Reyes, Erwin Remoblas Estepa, Edgardo Rulloda Hortaleza
-
Publication number: 20090200657Abstract: A 3D smart power module for power control, such as a three phase power control module, includes a two sided printed circuit (PC) board with power semiconductor devices attached to one side and control semiconductor devices attached to the other side. The power semiconductor devices are die bonded to a direct bonded copper substrate which has a bottom surface exposed in the molded package. In one embodiment the module has 27 external connectors attached to one side of the PC board and arranged in the form of a ball grid array.Type: ApplicationFiled: February 8, 2008Publication date: August 13, 2009Inventors: Yong Liu, Yumin Liu, Hua Yang, Tiburcio A. Maldo, Margie T. Rios
-
Publication number: 20090194884Abstract: A power semiconductor module including a contact element. One embodiment provides an electrically conductive contact element extending in a longitudinal direction and having a first end and a second end lying opposite the first end. The contact element has a first flange at its first end. The first flange is embodied such that when the contact element is placed with the first flange ahead onto a plane perpendicular to the longitudinal direction, the first flange has with the plane a number of first contact areas spaced apart from one another.Type: ApplicationFiled: January 23, 2009Publication date: August 6, 2009Applicant: Infineon Technologies AGInventor: Thilo Stolze
-
Publication number: 20090195325Abstract: In wireless communication devices, internally matching impedance in millimeter wave packaging enables better signal retention at high frequencies in the range of 15 GHz and above. Through the use of differential wire bond signal transmission, the inherent inductance of a millimeter wave package can be matched by the capacitance of the package wire bonds if the capacitance is tailored. The capacitance can be tailored by calculating a suitable distance between wire bonds and tuning the dielectric constant of the over-mold material. A differential set of wire bonds act like a differential transmission line whose characteristic impedance can be tuned by configuring the dielectric constant of the over-mold of the millimeter wave package.Type: ApplicationFiled: February 1, 2008Publication date: August 6, 2009Applicant: VIASAT, INC.Inventor: Gaurav Menon
-
Publication number: 20090194863Abstract: A semiconductor package includes: a semiconductor substrate; an inner insulator layer formed on the substrate; at least one internal wiring extending from a front side of the substrate along one of lateral sides of the substrate to a rear side of the substrate; a first outer insulator layer disposed at the front side of the substrate, formed on the internal wiring, and formed with at least one wire-connecting hole; and a second outer insulator layer disposed at the rear side of the substrate, formed on the internal wiring, and formed with at least one wire-connecting hole which exposes a portion of the internal wiring.Type: ApplicationFiled: January 21, 2009Publication date: August 6, 2009Inventor: Yu-Nung Shen
-
Patent number: 7569428Abstract: Disclosed is a method for manufacturing a method for manufacturing a semiconductor device which comprises a substrate, a semiconductor chip and a plurality of terminals. The method comprises preparing the substrate comprising an insulator which is formed with a plurality of signal lines, a plurality of power lines related to the plurality of signal lines and a plurality of ground lines related to the plurality of signal lines on the insulator in accordance with a predetermined layout. Each of the plurality of line groups comprises one of the power lines, one of the ground lines and one of the signal lines arranged between the one of the power lines and the one of the ground lines. Each of the plurality of line groups shares any one of the power line and the ground line with a neighboring line group of the plurality of line groups.Type: GrantFiled: September 25, 2006Date of Patent: August 4, 2009Assignee: Elpida Memory, Inc.Inventors: Satoshi Isa, Satoshi Itaya, Mitsuaki Katagiri, Fumiyuki Osanai, Hiroki Fujisawa