Wire-like Arrangements Or Pins Or Rods (epo) Patents (Class 257/E23.024)
-
Publication number: 20090020893Abstract: An integrated circuit package in package system includes: providing a substrate with a first wire-bonded die mounted thereover, and connected to the substrate with bond wires; mounting a triple film spacer above the first wire-bonded die, the triple film spacer having fillers in a first film and in a third film, and having a second film separating the first film and the third film, and the bond wires connecting the first wire-bonded die to the substrate are embedded in the first film; and encapsulating the first wire-bonded die, the bond wires, and the triple film spacer with an encapsulation.Type: ApplicationFiled: June 19, 2008Publication date: January 22, 2009Inventors: Taeg Ki Lim, JaEun Yun, Byung Joon Han
-
Publication number: 20090020872Abstract: In order to prevent bonded wires from being damaged during another wire bonding in a semiconductor device, there is provided a wire bonding method for wire-connecting pads on a semiconductor chip and multiple leads corresponding to the pads in a semiconductor device to be manufactured by sealing the semiconductor chip and the leads together in one block, in which bumps and are formed with an ultrasonic vibration on all of the pads on the semiconductor chip and the leads included in the one block, and then wires are provided, with no ultrasonic vibration, for connection between the bumps and on the pads and the leads.Type: ApplicationFiled: July 15, 2008Publication date: January 22, 2009Applicant: SHINKAWA LTD.Inventors: Tatsunari Mii, Hayato Kiuchi
-
Patent number: 7479697Abstract: Provided is a carrier assembly for an integrated circuit. The assembly includes a carrier having a matrix of island contacts interconnected by respective serpentine members to allow resilient deflection between such contacts, said matrix surrounding a passage defined through the carrier. The assembly also includes a retainer for operatively locating the integrated circuit within said passage so that the integrated circuit is electrically connected to the carrier.Type: GrantFiled: November 14, 2007Date of Patent: January 20, 2009Assignee: Silverbrook Research Pty LtdInventor: Kia Silverbrook
-
Publication number: 20090014850Abstract: A substrate is electrically connected with an electrical device mounted on the substrate. A ball bond is formed between a first end of a wire and a bonding pad of the substrate. A reverse-motion loop is formed within the wire. A bond is formed between a second end of the wire and a bonding pad of the electrical device.Type: ApplicationFiled: September 19, 2008Publication date: January 15, 2009Inventors: David M. Craig, Chien-Hua Chen
-
Publication number: 20090008796Abstract: Provided is a semiconductor package, and a method for constructing the same, including a first substrate, a first semiconductor chip attached to the first substrate, and a first copper wire. At least one of the first substrate and the first semiconductor chip has an Organic Solderability Preservative (OSP) material coated on at least a portion of one surface, and the first copper wire is wire bonded through the OSP material to the first substrate and the first semiconductor chip.Type: ApplicationFiled: December 27, 2007Publication date: January 8, 2009Applicants: United Test and Assembly Center Ltd.Inventors: Kian Teng Eng, Wolfgang Johannes HETZEL, Werner Josef REISS, Florian AMMER, Yong Chuan KOH, Jimmy SIAT
-
Publication number: 20090001599Abstract: Systems, methods, and/or devices that facilitate stacking dies in a multi-die stack using film over wire and attaching a die to a substrate are presented. Film over wire (FOW) techniques can be employed to facilitate stacking dies that are the same or similar in size such that the wires bonded onto the lower die can be embedded in film used to attach the two dies. FOW techniques can also be employed to embed a smaller die and wires attached thereto in film underneath a larger die stacked on top of the lower die such that the larger die can be supported by the film in areas where the larger die would otherwise overhang. Die attach film can be utilized to facilitate attaching a die to a substrate such that all areas between the die and substrate are filled thereby reducing or eliminating delamination.Type: ApplicationFiled: June 28, 2007Publication date: January 1, 2009Applicant: SPANSION LLCInventors: Sally Foong, Tan Kiah Ling, Cheng Sim Kee, Seshasayee Gaddamraja, Yue Ho Foong
-
Publication number: 20090001364Abstract: Plural I/O cells (14) having electrode pads for wire bonding (13) are disposed with spaces (55) between them in the vicinity of a corner of an I/O region (11) of a semiconductor substrate (10), and power supply separation cells (16) not to be wire bonded, on which ESD (electrostatic discharge) protection circuits (4) having ESD protection transistors are amounted, are disposed between the respective I/O cells (14), whereby the chip size is reduced upon consideration of layout of the electrode pads.Type: ApplicationFiled: May 30, 2005Publication date: January 1, 2009Inventors: Hiroaki Segawa, Masanori Hirofuji
-
Publication number: 20090001608Abstract: After bonding a wire to a pad on a surface of a semiconductor chip, a capillary is moved toward a lead and toward a direction opposite to the lead as the wire is fed out, and a first kink that is convex in a direction opposite to the lead, a second kink that is convex toward the lead, and a straight portion that continues from the second kink are formed in the wire. Then, the capillary is moved to form a loop and bonds the wire to the lead. During this bonding, the straight portion is formed into a linear portion in a direction along the surface of the lead, and the linear portion is pressed to the surface of the lead.Type: ApplicationFiled: June 26, 2008Publication date: January 1, 2009Inventors: Tatsunari Mii, Hayato Kiuchi
-
Publication number: 20080315411Abstract: An integrated circuit package system that includes: providing an electrical interconnect system including an inner lead-finger system and an outer lead-finger system; stacking a first device, a second device, and a third device between and over the electrical interconnect system; connecting the first device and the second device to the inner lead-finger system; and connecting the third device to the outer lead-finger system.Type: ApplicationFiled: June 21, 2007Publication date: December 25, 2008Inventors: Frederick Rodriguez Dahilig, Sheila Marie L. Alvarez, Antonio B. Dimaano, JR., Dioscoro A. Merilo
-
Publication number: 20080315415Abstract: The present invention provides a double-sided electrode package of a structure excellent in the reliability of connection and moisture resistance to another package, which is capable of being manufactured simply and at low cost. The present invention also provides a double-sided electrode package of a structure capable of forming inner wirings (electrode pads) in arbitrary layouts according to the number of pins of a semiconductor chip and the size thereof, which package is capable of being manufactured simply and at low cost. A copper foil is attached onto a core material formed with electrode pads, wirings, through electrodes, lands and a solder resist. The copper foil is wet-etched in several stages to form surface side terminals which stand on the wirings approximately vertically and each of which includes a plurality of protrusions (convex portions continuous in the circumferential direction) formed at their side faces over the full circumference along the circumferential direction.Type: ApplicationFiled: May 19, 2008Publication date: December 25, 2008Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventor: Yoshihiko Ino
-
Patent number: 7468560Abstract: A semiconductor device with micro connecting elements and method for producing the same disclosed. In one embodiment, the semiconductor device includes a number of micro connecting elements for the high-frequency coupling of components of the semiconductor device. The micro connecting elements have an at least three-layered structural form with a first layer of conducting material, a second layer of insulating material and a third layer of conducting material. In this configuration, the first and third layers and extend along a common center line and shield one another against electromagnetic interference fields. The first and third layers and are fixed on correspondingly adapted pairs of contact terminal areas of the components.Type: GrantFiled: January 19, 2006Date of Patent: December 23, 2008Assignee: Infineon Technologies AGInventors: Volker Guengerich, Horst Theuss
-
Publication number: 20080308916Abstract: A chip package including a carrier having an opening, a first chip, bumps, a second chip, bonding wires, a first adhesive layer and a molding compound is provided. The first chip and the second chip are disposed at two opposite side of the carrier. The bumps are disposed between the carrier and a first active surface of the first chip to electrically connect with the first chip and the carrier. The bonding wires pass through the opening of the carrier and are electrically connected with the carrier and the second chip. The first adhesive layer adhered between the first active surface of the first chip and the carrier includes a first B-staged adhesive layer adhered on the first active surface of the first chip and a second B-staged adhesive layer adhered between the first B-staged adhesive layer and the carrier.Type: ApplicationFiled: August 26, 2008Publication date: December 18, 2008Applicants: CHIPMOS TECHNOLOGIES INC., CHIPMOS TECHNOLOGIES (BERMUDA) LTD.Inventors: Geng-Shin Shen, David Wei Wang
-
Publication number: 20080303128Abstract: A leadframe includes a die pad and a plurality of leads corresponding to the die pad. The die pad for supporting a die is formed with a plurality of sides, each of the sides having at least one recess portion and at least one protrusion portion. The leads are substantially coplanar to the die pad. The leads include a plurality of first leads and a plurality of second leads. The first leads extend into the recess portions respectively, and the second leads are aligned with the protrusion portions. The length of the first leads is greater than that of the second leads. The length of wires electrically connecting the die to the leads or the die pad can be adjusted by the sides of the leadframe with the recess portion and the protrusion portion having a dimension corresponding to the leads, so as to save the manufacture cost of the leadframe.Type: ApplicationFiled: June 5, 2008Publication date: December 11, 2008Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Su-Tai Yang, Kuang-Chun Chou, Wen-Chi Cheng
-
Patent number: 7462557Abstract: The semiconductor component has several regularly arranged active cells (1), each comprising at least one main defining line (8). A bonding wire (18, 20) is fixed to at least one bonding surface (14, 16) by bonding with a bonding tool, oscillating in a main oscillation direction (22, 24), for external electrical contacting. The bonding surfaces (14, 16) are of such a size and oriented such that the main oscillation direction (22, 24) runs at an angle (?), with a difference of 90° to the main defining line (8).Type: GrantFiled: November 27, 2006Date of Patent: December 9, 2008Assignee: Infineon Technologies AGInventor: Reinhold Bayerer
-
Publication number: 20080296749Abstract: A packaged microelectronic element includes a package element that further includes a dielectric element having a bottom face and a top face, first and second bond windows extending between the top and bottom faces, a plurality of chip contacts disposed at the top face adjacent to the first and second bond windows, and first and second sets of package contacts exposed at diagonally opposite corner regions of the top face, wherein the first and second sets conductively connected to the chip contacts. There is also a microelectronic element adjacent to the bottom face of the dielectric element, as well as bond wires extending through the first and second bond windows to conductively connect the microelectronic element to the chip contacts.Type: ApplicationFiled: April 16, 2008Publication date: December 4, 2008Applicant: Tessera, Inc.Inventor: Ilyas Mohammed
-
Publication number: 20080296752Abstract: A semiconductor product is constructed of a wiring substrate in which pads for pin connection are formed, and a substrate with pins in which pins are disposed. The substrate with the pins is formed so that one end of the pin is exposed to one surface of a resin substrate formed by resin molding and the other end of the pin extends from the other surface of the resin substrate and one end of the pin is bonded to a pad of the wiring substrate through a conductive material.Type: ApplicationFiled: April 23, 2008Publication date: December 4, 2008Applicant: Shinko Electric Industries Co., Ltd.Inventor: Shigeo NAKAJIMA
-
Patent number: 7456479Abstract: A method for fabricating a probing pad is disclosed. A substrate having thereon a dielectric layer is provided. An inlaid metal wiring is formed in the dielectric layer. The inlaid metal wiring and the dielectric layer are covered with a passivation dielectric film. A portion of the passivation dielectric film is then etched away to form a reinforcement pattern on the inlaid metal wiring. The reinforcement pattern has inter-space that exposes a portion of the underlying inlaid metal wiring. A conductive pad is formed over the reinforcement pattern and the passivation dielectric film. The conductive pad fills the inter-space of the reinforcement pattern.Type: GrantFiled: December 15, 2005Date of Patent: November 25, 2008Assignee: United Microelectronics Corp.Inventor: Chien-Ming Lan
-
Publication number: 20080283994Abstract: A stacked package structure and fabrication method thereof are disclosed, including providing a substrate having a plurality of stackable solder pads formed on surface thereof for allowing at least one semiconductor chip to be electrically connected to the substrate; forming an encapsulant for encapsulating the semiconductor chip and further exposing the stackable solder pads from the encapsulant, thus forming a lower-layer semiconductor package; forming conductive bumps on at least one stackable solder pad by means of wire bonding such that at least one upper-layer semiconductor package can be mounted via solder balls on the conductive bumps and the stackable solder pads of the lower-layer semiconductor package to form a stacked package structure, wherein, stacking height of the solder balls and the conductive bumps is greater than height of the encapsulant of the lower-layer semiconductor package, thus, when stacking fine pitch semiconductor packages or when warps occur to the upper-layer semiconductor packType: ApplicationFiled: May 16, 2008Publication date: November 20, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Ho-Yi Tsai, Chien-Ping Huang, Jung-Pin Huang, Chin-Huang Chang, Cheng-Hsu Hsiao
-
Publication number: 20080283996Abstract: A semiconductor package using a chip-embedded interposer substrate is provided. The chip-embedded interposer substrate includes a chip including a plurality of chip pads; a substrate having the chip mounted thereon and including a plurality of redistribution pads for redistributing the chip pads; bonding wires for connecting the chip pads to the redistribution pads; a protective layer having via holes for exposing the redistribution pads while burying the chip and the substrate; and vias connected to the redistribution pads through the via holes. The semiconductor package including chips of various sizes is fabricated using the chip-embedded interposer substrate.Type: ApplicationFiled: May 15, 2008Publication date: November 20, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min-Ho O, Jong-Ho LEE, Eun-Chul AHN, Pyoung-Wan KIM
-
Patent number: 7453156Abstract: A wire bond interconnection between a die pad and a bond finger includes a support pedestal at a bond site of the lead finger, a ball bond on the die pad, and a stitch bond on the support pedestal, in which a width of the lead finger at the bond site is less than a diameter of the support pedestal. Also, a semiconductor package including a die mounted onto and electrically connected by a plurality of wire bonds to a substrate, in which each of the wire bonds includes a wire ball bonded to a pad on the die and stitch bonded to a support pedestal on a bond site on a lead finger, and in which the width of the lead finger at the bond site is less than the diameter of the support pedestal.Type: GrantFiled: November 14, 2005Date of Patent: November 18, 2008Assignee: Chippac, Inc.Inventors: Hun-Teak Lee, Jong-Kook Kim, Chul-Sik Kim, Ki-Youn Jang, Rajendra D. Pendse
-
Publication number: 20080272487Abstract: A wire bond system including providing an integrated circuit die with a bond pad thereon, forming a soft bump on the bond pad, and wire bonding a hard-metal wire on the soft bump.Type: ApplicationFiled: May 5, 2008Publication date: November 6, 2008Inventors: Il Kwon Shim, Hun Teak Lee, Sheila Marie L. Alvarez, Gyung Sik Yun, Heap Hoe Kuan
-
Publication number: 20080272480Abstract: An LGA (Land Grid Array) semiconductor package mainly comprises a substrate, a chip, a soldering layer and a foot stand. The chip is disposed on a top surface of the substrate and is electrically connected to a plurality of metal pads formed on a bottom surface of the substrate. The soldering layer is disposed on the metal pads with a first thickness slightly protruded from the bottom surface of the substrate. Additionally, the foot stand is disposed under the substrate with a second thickness protruded from the bottom surface of the substrate, wherein the second thickness is greater than the first thickness. Therefore, the soldering layer of the LGA semiconductor package is free from scratches and damages during shipping and handling processes. Moreover, the LGA semiconductor package can be surface-mounted to a printed circuit board with pre-applied solder or pre-mounted solder balls to increase the implementations of LGA semiconductor packages.Type: ApplicationFiled: May 4, 2007Publication date: November 6, 2008Inventors: Chia-Yu Hung, Chao-Hsiang Leu, Tseng-Shin Chiu
-
Publication number: 20080265395Abstract: A semiconductor device includes: a package substrate that includes a recessed portion, with electrode pads that are electrically connected to electrodes of the semiconductor chip being formed inside the recessed portion; a semiconductor chip that is housed in the recessed portion; terminal-use wires that are formed on the surface of the package substrate and are electrically connected to the electrode pads; external connection pads that are formed on a back surface of the package substrate and are electrically connected to the electrode pads; a sealing resin portion that includes a grinded surface that is parallel to the surface of the package substrate, and seals at least the semiconductor chip by a sealing resin; rewiring pads that are formed on the grinded surface; and connecting wires that are formed on the grinded surface and electrically interconnect the terminal-use wires and the rewiring pads.Type: ApplicationFiled: April 21, 2008Publication date: October 30, 2008Applicant: OKI ELECTRIC INDUSTRY CO., LTD.Inventors: Hidenori Hasegawa, Norio Takahashi
-
Publication number: 20080265433Abstract: A semiconductor device can be manufactured with a high non-defect ratio, making it possible to easily guarantee the KGD (Known-Good-Die) of semiconductor chips, when configuring one packaged semiconductor device on which a plurality of semiconductor chips is mounted. Utilizing each semiconductor chip is made possible without limits on terminal position, pitch, signal arrangement, and so on. Protrusions provided to a semiconductor chip mounted sealing sub-board are attached to a package substrate. A plurality of semiconductor bare chips is disposed in a space formed between the semiconductor chip mounted sealing sub-board and the package substrate, making wiring possible.Type: ApplicationFiled: June 30, 2008Publication date: October 30, 2008Inventors: Moriyoshi NAKASHIMA, Kazuo Kobayashi, Natsuo Ajika
-
Publication number: 20080265432Abstract: A multi-chip package includes a mounting substrate, a first semiconductor chip, a second semiconductor chip, a reinforcing member, conductive wires and an encapsulant. The first semiconductor chip is disposed on the mounting substrate. The second semiconductor chip is disposed on the first semiconductor chip. An end portion of the second semiconductor chip protrudes from a side portion of the first semiconductor chip. A reinforcing member is disposed on an overlapping region of the second semiconductor chip where the second semiconductor chip overlaps with the side portion of the first semiconductor chip such that the reinforcing member decreases downward bending of the second semiconductor chip from the side portion of the first semiconductor chip. The conductive wires electrically connect the first and second semiconductor chips to the mounting substrate. The encapsulant is disposed on the mounting substrate to cover the first and second semiconductor chips and the conductive wires.Type: ApplicationFiled: April 30, 2008Publication date: October 30, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min-Ho O, Eun-Chul AHN, Jong-Ho LEE, Pyoung-Wan KIM, Hyeon HWANG, Teak-Hoon LEE
-
Publication number: 20080265431Abstract: A semiconductor package and a method of manufacturing the package are provided. The semiconductor package comprises: a mounting substrate including a bond finger; at least one semiconductor chip disposed on the mounting substrate, the semiconductor chip including a bonding pad; a first molding member disposed on the mounting substrate so as to cover the bond finger and the bonding pad, the first molding member including an interconnection path disposed inside the first molding member so as to connect the bond finger to the bonding pad; a conductive element disposed in the interconnection path; and a second molding member overlying the first molding member. The interconnection path can be formed by a laser process. The conductive element can be formed by conductive nanoparticles or metal wires.Type: ApplicationFiled: April 25, 2008Publication date: October 30, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Wha-Su Sin, Heui-Seog Kim, Jong-Keun Jeon
-
Publication number: 20080265397Abstract: A chip stacked package structure and applications are provided, wherein the chip stacked package structure comprises a substrate, a first chip, a patterned circuit layer and a second chip. The substrate has a first surface and an opposite second surface. The first chip with a first active area and an opposite first rear surface is electrically connected to first surface of substrate by a flip chip bonding process. The patterned circuit layer set on the dielectric layer is electrically connected to the substrate via a bonding wire. The second chip set on the patterned circuit layer has a second active area and a plurality of second pads formed on the second active area, wherein the second bonding pad is electrically connected to the patterned circuit layer.Type: ApplicationFiled: October 15, 2007Publication date: October 30, 2008Applicant: CHIPMOS TECHNOLOGY INC.Inventors: Chun-Ying Lin, Yu-Tang Pan, Shih-Wen Chou, Geng-Shin Shen
-
Publication number: 20080258314Abstract: A fabric type semiconductor device package is provided. The fabric type semiconductor device package comprises a fabric type printed circuit board comprising a fabric and a lead unit formed by patterning a conductive material on the fabric, a semiconductor device comprising an electrode unit bonded to the lead unit of the fabric type printed circuit board, and a molding unit for sealing the fabric type printed circuit board and the semiconductor device. In the fabric type semiconductor device package according to the present invention, a fabric type printed circuit board formed of fabric is used so that a feeling of an alien substance can be minimized. The fabric type semiconductor device package can be easily installed. The productivity of the fabric type semiconductor device package can be improved.Type: ApplicationFiled: February 26, 2008Publication date: October 23, 2008Inventors: Hoi-Jun Yoo, Yongsang KIM, Hyejung KIM
-
Publication number: 20080258312Abstract: The present invention enhances the reliability of a semiconductor device. The semiconductor device includes a package substrate having a dry resist film which covers some conductive portions out of a plurality of conductive portions formed on a main surface and a back surface and is formed of a film, a semiconductor chip which is mounted over the package substrate, conductive wires which electrically connect the semiconductor chip with the package substrate, a die-bonding film which is arranged between the main surface of the package substrate and the semiconductor chip, a plurality of solder bumps which are formed on the back surface of the package substrate, and a sealing body which is made of resin.Type: ApplicationFiled: June 27, 2008Publication date: October 23, 2008Inventor: Yoshihiko SHIMANUKI
-
Publication number: 20080251936Abstract: The generation of a wire bonding defect is reduced in the semiconductor device in which semiconductor chips are laminated. A wiring substrate, the first memory chip by which face-up mounting is done via the first filmy adhesive on the wiring substrate, the second memory chip by which face-up mounting is done via the second filmy adhesive on the first memory chip, and the microcomputer chip by which face-up mounting is done via the third filmy adhesive on the second memory chip are included. Since the third filmy adhesive adhered to the microcomputer chip of the highest stage is the thinnest, at the time of wire bonding of the microcomputer chip, the influence to the ultrasonic wave and load of wire bonding by softening of a filmy adhesive which takes place with the heat can be reduced, and lowering of wire bonding property can be suppressed.Type: ApplicationFiled: January 3, 2008Publication date: October 16, 2008Inventor: Hiroshi KURODA
-
Publication number: 20080251918Abstract: A semiconductor device with a chip having at least one metallic bond pad (101) over weak insulating material (102). In contact with this bond pad is a flattened metal ball (104) made of at least 99.999% pure metal such as gold, copper, or silver. The diameter (104a) of the flattened ball is less than or equal to the diameter (103a) of the bond pad. A wire (110) is connected to the bond pad so that the wire has a thickened portion (111) conductively attached to the flattened metal ball. The wire is preferably made of composed metal such as gold alloy. The composition of the flattened ball is softer than the wire. This softness of the flattened ball protects the underlying insulator against damage caused by pressure or stress, when the composed ball is attached.Type: ApplicationFiled: June 20, 2008Publication date: October 16, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: SOHICHI KADOGUCHI, NORIHIRO KAWAKAMI
-
Publication number: 20080251897Abstract: The reliability of the semiconductor device which has the structure which stores a plurality of semiconductor chips with which plane sizes differ in the same sealing body in the state where they are accumulated via the insulating film which has adhesive property is improved. In the semiconductor device which has the structure which stores a plurality of semiconductor chips with which plane sizes differ in the same sealing body in the state where they are accumulated via DAF, thickness of DAF of the back surface of the uppermost semiconductor chip with which the control circuit was formed was made thicker than each of DAF of the back surface of the lower layer semiconductor chip with which the memory circuit was formed. Hereby, the defect that the bonding wire which connects the uppermost semiconductor chip and a wiring substrate contacts the main surface corner part of a lower layer semiconductor chip can be reduced.Type: ApplicationFiled: September 7, 2007Publication date: October 16, 2008Inventors: Takashi Kikuchi, Koichi Kanemoto, Chuichi Miyazaki, Toshihiro Shiotsuki
-
Patent number: 7436074Abstract: A chip package without a core, including a patterned circuit layer, a chip, a solder mask, a molding compound and multiple outer terminals, is provided. The patterned circuit layer has a first surface and a second surface opposite to each other. The chip disposed on the first surface is electrically connected to the patterned circuit layer. The solder mask disposed on the second surface has a plurality of first openings by which part of the patterned circuit layer is exposed. The molding compound with a plurality of through holes cover the pattern circuit layer and fix the chip onto the patterned circuit layer. Each outer terminal disposed in the through hole is electrically connected to the patterned circuit layer.Type: GrantFiled: December 13, 2005Date of Patent: October 14, 2008Assignees: ChipMOS Technologies Inc., ChipMOS Technologies (Bermuda) Ltd.Inventors: Yu-Tang Pan, Cheng-Ting Wu, Shih-Wen Chou, Hui-Ping Liu
-
Publication number: 20080237832Abstract: A multi-chip semiconductor package structure is disclosed, including a carrier board having a first and an opposing second surfaces and formed with at least an opening penetrating the first and second surfaces, wherein a plurality of electrically connecting pads are formed on the first and second surfaces of the carrier board, respectively; a semiconductor component disposed in the opening, the semiconductor component having a first and a second active surfaces each with a plurality of electrode pads being formed thereon; a third semiconductor chip having an active surface and an inactive surface, the active surface having a plurality of electrode pads formed thereon for electrically connecting with the electrically connecting pads on the first surface of the carrier board and the electrode pads on the first active surface of the semiconductor component; and a fourth semiconductor chip having an active surface and an inactive surface, the active surface having a plurality of electrode pads formed thereon forType: ApplicationFiled: March 13, 2008Publication date: October 2, 2008Applicant: PHOENIX PRECISION TECHNOLOGY CORPORATIONInventors: Shih-Ping Hsu, Chung-Cheng Lien, Chia-Wei Chang
-
Publication number: 20080237863Abstract: A semiconductor device, which is comprised of a copper wiring layer which is formed above a semiconductor substrate, a pad electrode layer which conducts electrically to the copper wiring layer and has an alloy, which contains copper and a metal whose oxidation tendency is higher than copper, formed to extend to the bottom surface, and an insulating protective film which has an opening extended to the pad electrode layer, is provided.Type: ApplicationFiled: April 22, 2008Publication date: October 2, 2008Applicant: Kabushiki Kaisha TosibaInventors: Hiroshi Toyoda, Mitsuhiro Nakao, Masahiko Hasunuma, Hisashi Kaneko, Atsuko Sakata, Toshiaki Komukai
-
Publication number: 20080237856Abstract: A semiconductor package includes a wiring substrate, a semiconductor chip, and a conductor plate in order to reduce a voltage drop at the central portion of a chip caused by wiring resistance from a peripheral connection pad disposed on the periphery of the chip in the semiconductor package. Central electrode pads for use in ground/power-supply are disposed on the central portion of the chip. The conductor plate for use in ground/power-supply is disposed on the chip such that an insulating layer is disposed therebetween. The central electrode pads on the chip and the conductor plate are connected together by wire bonding through an opening formed in the insulating layer and the conductor plate. An extraction portion of the conductor plate is connected to a power-supply wiring pad on the wiring substrate. The central electrode pads and the conductor plate may also be connected together using gold stud bumps.Type: ApplicationFiled: March 24, 2008Publication date: October 2, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Takashi Hisada, Katsuyuki Yonehara
-
Publication number: 20080237833Abstract: A multi-chip semiconductor package structure is disclosed according to the present invention.Type: ApplicationFiled: March 13, 2008Publication date: October 2, 2008Applicant: PHOENIX PRECISION TECHNOLOGY CORPORATIONInventors: Shih-Ping Hsu, Chung-Cheng Lien, Chia-Wei Chang
-
Publication number: 20080230892Abstract: A chip package module is disclosed, which comprises a core plate and two rigid plates individually having a circuit layer. The core plate is sandwiched in between the two rigid plates to form a composite circuit board. Furthermore, the two rigid plates individually have a cavity to expose the surface of the core plate. In addition, the cavities individually have at least one chip disposed therein, and each chip electrically connects to the composite circuit board. The present invention reduces the height of the package module and makes the package module lighter and smaller.Type: ApplicationFiled: March 21, 2008Publication date: September 25, 2008Applicant: Phoenix Precision Technology CorporationInventors: Chia-Wei CHANG, Chung-Cheng Lien
-
Publication number: 20080230915Abstract: A semiconductor package using Ag or Ag alloy wire which can maintain superior reliability against a noble metal and lower its manufacturing cost is provided. The semiconductor package comprises a semiconductor substrate. A semiconductor chip is attached to the package substrate and has one or more pads which comprise a noble metal. And one or more wires are bonded so as to electrically connect the one or more pads and the package substrate and comprise Ag or Ag alloy.Type: ApplicationFiled: March 19, 2008Publication date: September 25, 2008Applicant: MK ELECTRON CO. LTD.Inventors: Jong Soo CHO, Jeong Tak MOON
-
Publication number: 20080211114Abstract: A semiconductor component is provided, particularly for LIN bus systems, having an integrated circuit, which on a top side has a plurality of terminal pads for coupling and/or decoupling of electrical signals, and having a plurality of electrically conductive contact reeds, which are electrically connected at least partially by connecting bonding wires to the respectively assigned terminal pads of the integrated circuit. Also, a connecting bonding wire and a shielding bonding wire is provided, which is disposed with both ends on a uniform electric potential, particularly on one of the contact reeds.Type: ApplicationFiled: December 14, 2007Publication date: September 4, 2008Inventors: Fred Liebermann, Axel Pannwitz
-
Patent number: 7420286Abstract: Techniques are described for reducing inductance in ball grid array (BGA) packages for integrated circuits (ICs). The BGA package comprises a set of contacts disposed near an outer edge of the BGA package that receives signal lines and isolated power and ground lines. One area of excess parasitic inductance within the BGA package is in the wire bonds that couple the set of contacts to the IC. The techniques described herein shorten the wire bonds in order to reduce the amount of parasitic inductance. The techniques include extending traces from a subset of the contacts inward into the BGA package toward the IC mounted. The wire bonds then couple the traces to the IC, thereby electrically coupling the subset of contacts to the IC. The presence of the traces substantially reduces lengths of the wire bonds relative to wire bonds that directly couple the set of contacts to the IC.Type: GrantFiled: July 22, 2005Date of Patent: September 2, 2008Assignee: Seagate Technology LLCInventor: Allen N. Kramer
-
Publication number: 20080203575Abstract: An apparatus and a method of manufacture for a stacked-die assembly. A first die is placed on a substrate such that the backside of the die, i.e., the side opposite the side with the bond pads, is coupled to the substrate, preferably by an adhesive. Wire leads electrically couple the bond pads of the first die to contacts on the substrate. A second die is placed on the first die, and wire leads electrically couple the bond pads of the second die to contacts on the substrate. Preferably, a spacer is placed between the first die and the second die. Additional dies may be stacked on the second die.Type: ApplicationFiled: May 6, 2008Publication date: August 28, 2008Inventors: Jochen Thomas, Peter Weitz, Jurgen Grafe, Harry Hedler, Jens Pohl
-
Publication number: 20080203568Abstract: An improved reliability in a region of a junction between a bonding wire and an electrode pad at higher temperature is achieved. A semiconductor device 100 includes a semiconductor chip 102, AlCu pads 107, which are provided in the semiconductor chip 102 and which contain Al as a major constituent and additionally contain copper (Cu), and CuP wires 111, which function as coupling members for connecting inner leads 117 provided outside of the semiconductor chip 102 with the semiconductor chip 102, and primarily contain Cu. The AlCu pads 107 and the CuP wires 111 are encapsulated with an encapsulating resin 115 that contains substantially no halogen.Type: ApplicationFiled: February 4, 2008Publication date: August 28, 2008Applicant: NEC ELECTRONICS CORPORATIONInventors: Takekazu Tanaka, Kouhei Takahashi, Seiji Okabe
-
Publication number: 20080203564Abstract: A semiconductor device has a wiring substrate, a semiconductor chip, a conductive bump, and an under-fill resin. The wiring substrate has a solder resist layer, and a stress alleviating portion. The stress alleviating portion is mounted on the solder resist layer opposed to the outer circumference of the semiconductor chip. The material of the stress alleviating portion is different from that of the solder resist layer. The stress alleviating portion alleviates the stress acting on the solder resist layer and the under-fill resin. The semiconductor chip is mounted above the wiring substrate via the conductive bump. The gap between the wiring substrate and the semiconductor chip is filled with the under-fill resin.Type: ApplicationFiled: February 6, 2008Publication date: August 28, 2008Applicant: NEC ELECTRONICS CORPORATIONInventors: Souichirou Motoyoshi, Hirokazu Honda
-
Publication number: 20080197509Abstract: A semiconductor package including: a package substrate on the surface of which plural connection terminals are provided; a semiconductor chip on the surface of which plural bonding pads are provided; plural bonding wires that connect between the plural connection terminals and the plural bonding pads; a resin formed to fill a gap between the bonding wires and the surface of the semiconductor chip; and a semiconductor chip provided on the bonding wires via a film-shaped resin, wherein at least three of the plural bonding wires are formed at substantially the same heights and higher than other bonding wires.Type: ApplicationFiled: February 7, 2008Publication date: August 21, 2008Inventors: Masahiro Yamaguchi, Masanori Shibamoto
-
Publication number: 20080197503Abstract: A chip package including a carrier, at least one chip disposed on the carrier, a plurality of wires electrically connecting the carrier and the chip, and an encapsulant wrapping the chip and the wires is provided. The chip has a semiconductor substrate, an interconnection structure, at least one first reference plane, at least one second reference plane, and at least one chip via, in which the first and second reference planes are respectively located on both sides of the semiconductor substrate, and the interconnection structure is located on the first reference plane and the semiconductor substrate. The chip via connects the first reference plane to the second reference plane. The chip package further includes at least one conductive bonding layer, which bonds the second reference plane to the carrier.Type: ApplicationFiled: October 22, 2007Publication date: August 21, 2008Applicant: VIA TECHNOLOGIES, INC.Inventor: Chi-Hsing Hsu
-
Publication number: 20080197510Abstract: A semiconductor device with improved bondability between a wire and a bump and cutting property of the wire to improve the bonding quality. In the semiconductor device, a wire is stacked on a pad as a second bonding point to form a bump having a sloped wedge and a first bent wire convex portion, and a wire is looped from a lead as a first bonding point to the bump and is pressed to the sloped wedge of the bump with a face portion of a tip end of a capillary to bond the wire to the bump. At the same time, the wire is pressed to the first bent wire convex portion using an inner chamfer of a bonding wire hole in the capillary to form a wire bent portion having a bow-shaped cross section. The wire is pulled up and cut at the wire bent portion.Type: ApplicationFiled: February 14, 2008Publication date: August 21, 2008Inventors: Tatsunari Mii, Toshihiko Toyama, Hiroaki Yoshino
-
Publication number: 20080191367Abstract: A stacked die semiconductor package comprises a die coupled to a substrate, the first die having a die bonding area, a bonding wire supporting layer affixed to a top surface of the first die, and a bonding wire bonded to the die bonding area and to a substrate bonding area on the substrate, the bonding wire fixably attached to the bonding wire supporting layer.Type: ApplicationFiled: February 8, 2007Publication date: August 14, 2008Inventor: Taehun Kim
-
Publication number: 20080185709Abstract: A semiconductor device including a plurality of semiconductor elements on a substrate, the semiconductor device includes: a plurality of semiconductor elements being provided two-dimensionally on a first surface of the substrate via an adhesive layer; and a hard member on surfaces of the plurality of semiconductor elements, the surfaces being on opposite sides with respect to other surfaces of the plurality of semiconductor elements which other surfaces face the first surface. This makes it possible to realize a thin semiconductor device that can prevent warping of the semiconductor device including a plurality of semiconductor elements.Type: ApplicationFiled: February 4, 2008Publication date: August 7, 2008Applicant: SHARP KABUSHIKI KAISHAInventors: Seiji Ishihara, Kezuo Tamaki
-
Publication number: 20080185726Abstract: A semiconductor package substrate proposed by the invention includes a base body and a plurality of finger pads disposed on surface of the base body, wherein the finger pads are arranged in such a way that an angle is formed between connecting line of centers of two adjacent finger pads and the direction in which the finger pads are arranged. The finger pads are waterdrop shaped finger pads with arc ends and angle ends alternately disposed on surface of the substrate, alternately disposed waterdrop shaped finger pads and arc shaped finger pads, or alternately disposed arc shaped finger pads at a predetermined spacing. According to the present invention, distance between adjacent finger pads is reduced and problem of short circuit as a result of erroneous contact between bonding wire and adjacent finger pad is prevented.Type: ApplicationFiled: January 30, 2008Publication date: August 7, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Yu-Po Wang, Chien-Ping Huang, Wei-Chun Lin, Wen Cheng Lee