For Integrated Circuit Devices, E.g., Power Bus, Number Of Leads (epo) Patents (Class 257/E23.079)
-
Patent number: 8138587Abstract: A device including two mounting surfaces. One embodiment provides a power semiconductor chip and having a first electrode on a first surface and a second electrode on a second surface opposite to the first surface. A first external contact element and a second external contact element, are both electrically coupled to the first electrode of the semiconductor chip. A third external contact element and a fourth external contact element, both electrically coupled to the second electrode of the semiconductor chip. A first mounting surface is provided on which the first and third external contact elements are disposed. A second mounting surface is provided on which the second and fourth external contact elements are disposed.Type: GrantFiled: September 30, 2008Date of Patent: March 20, 2012Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Publication number: 20120061816Abstract: Provided are a semiconductor package and method of fabricating the same. The package includes an interconnection substrate, a semiconductor chip mounted on the interconnection substrate, a lateral wire bonded on the interconnection substrate and configured to enclose a side surface of the semiconductor chip, and a metal layer disposed on the semiconductor chip and electrically connected to the lateral wire.Type: ApplicationFiled: September 8, 2011Publication date: March 15, 2012Applicant: Samsung Electronics Co., Ltd.Inventors: Sang-Sub SONG, Sang-Ho An, Joon-Young Oh, Dong-Ok Kwak, Joon-Ki Park
-
Publication number: 20120056314Abstract: A semiconductor device has a base substrate with first and second opposing surfaces. A first etch-resistant conductive layer is formed over the first surface of the base substrate. A second etch-resistant conductive layer is formed over the second surface of the base substrate. A first semiconductor die has bumps formed over contact pads on an active surface of the first die. The first die is mounted over a first surface of the first conductive layer. An encapsulant is deposited over the first die and base substrate. A portion of the base substrate is removed to form electrically isolated base leads between opposing portions of the first and second conductive layers. A second semiconductor die is mounted over the encapsulant and a second surface of the first conductive layer between the base leads. A height of the base leads is greater than a thickness of the second die.Type: ApplicationFiled: September 2, 2010Publication date: March 8, 2012Applicant: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Dioscoro A. Merilo
-
Publication number: 20120056328Abstract: A semiconductor device utilizing die edge contacts is provided. An integrated circuit die has a post-passivation layer with a trench filled with a conductive material extending from a contact to a die edge, thereby forming a die edge contact. Optionally, a through substrate via may be positioned along the die edge such that the conductive material in the trench is electrically coupled to the through-substrate via, thereby forming a larger die edge contact. The integrated circuit die may be placed in a multi-die package wherein the multi-die package includes walls having a major surface perpendicular to a major surface of the integrated circuit die. The die edge contacts are electrically coupled to contacts on the walls of the multi-die package. The multi-die package may include edge contacts for connecting to another substrate, such as a printed circuit board, a packaging substrate, a high-density interconnect, or the like.Type: ApplicationFiled: September 2, 2010Publication date: March 8, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Jen Lai, You-Hua Chou, Hon-Lin Huang, Huai-Tei Yang
-
Patent number: 8129759Abstract: Embodiments of the invention include a semiconductor integrated circuit package that includes a substrate which can have an integrated circuit die attached thereto. The package includes a dedicated high-speed ground plane that is electrically isolated from the ground plane used to ground the low speed circuitry of the package.Type: GrantFiled: November 24, 2009Date of Patent: March 6, 2012Assignee: LSI Logic CorporationInventors: Maurice O. Othieno, Chok J. Chia, Amar J. Amin
-
Publication number: 20120049374Abstract: A semiconductor device has first and second interconnect structures in first and second columns, respectively, of an array. Each of the first and second interconnect structures has a reference voltage node and first, second, third, and fourth conductors that are coupled to each other and formed at a first layer, a second layer, a third layer, and a fourth layer, respectively, over a substrate having a plurality of devices defining a plurality of bit cells. The reference voltage node of each interconnect structure provides a respectively separate reference voltage to a bit cell corresponding to said interconnect structure. None of the first, second, third, and fourth conductors in either interconnect structure is connected to a corresponding conductor in the other interconnect structure. The second layer is above the first layer, the third layer is above the second layer, and the fourth layer is above the third layer.Type: ApplicationFiled: August 24, 2010Publication date: March 1, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jacklyn CHANG, Kuoyuan HSU, Derek C. TAO
-
Patent number: 8124449Abstract: A device including a semiconductor chip and metal foils. One embodiment provides a device including a semiconductor chip having a first electrode on a first face and a second electrode on a second face opposite to the first face. A first metal foil is attached to the first electrode of the semiconductor chip in an electrically conductive manner. A second metal foil is attached to the second electrode of the semiconductor chip in an electrically conductive manner.Type: GrantFiled: December 2, 2008Date of Patent: February 28, 2012Assignee: Infineon Technologies AGInventors: Georg Meyer-Berg, Andreas Schloegl
-
Reprogrammable circuit board with alignment-insensitive support for multiple component contact types
Patent number: 8124429Abstract: The present invention is directed to a system that programmably interconnects integrated circuit chips and other components at near-intra-chip density. The system's contact structure allows it to adapt to components with a wide variety of contact spacings and interconnection requirements, the use of releasable attachment means allows component placement to be modified as needed, the system identifies the contacts and the components to facilitate specifying the inter-component connections, and the system provides signal conditioning and retiming to minimize issues with signal integrity and signal skew.Type: GrantFiled: December 15, 2006Date of Patent: February 28, 2012Inventor: Richard Norman -
Publication number: 20120038046Abstract: A method of forming a compressible contact structure on a semi-conductor chip which comprises bonding a compressible polymer layer to the chip's surface, forming a plurality of openings within the layer, depositing electrically conductive material within the openings to form electrical connections with the chip's contacts, forming a plurality of electrically conductive line elements on the polymer layer extending from a respective opening and each including an end portion, and forming a plurality of contact members each on a respective one of the line segment end portions. The compressible polymer layer allows the contact members to deflect toward (compress) the chip when the contact members are engaged by an external force or forces. A semi-conductor chip including such a compressible contact structure is also provided.Type: ApplicationFiled: August 13, 2010Publication date: February 16, 2012Inventors: How Lin, Frank Egitto, Voya Markovich
-
Patent number: 8115314Abstract: An embodiment of an integrated circuit includes first and second semiconductor layers and a contact region disposed in the second layer. The first semiconductor layer is of a first conductivity, and the second semiconductor layer is disposed over the first layer and has a surface. The contact region is contiguous with the surface, contacts the first layer, includes a first inner conductive portion, and includes an outer conductive portion of the first conductivity. The contact region may extend deeper than conventional contact regions, because where the inner conductive portion is formed from a trench, doping the outer conductive portion via the trench may allow one to implant the dopants more deeply than conventional techniques allow.Type: GrantFiled: December 15, 2008Date of Patent: February 14, 2012Assignee: STMicroelectronics S.r.l.Inventors: Pietro Montanini, Marta Mottura, Giuseppe Croce
-
Patent number: 8115214Abstract: Provided is a light emitting diode package and a method of manufacturing the same. The light emitting diode package includes a package main body with a cavity, a plurality of light emitting diode chips, a wire, and a plurality of lead frames. The plurality of light emitting diode chips are mounted in the cavity. The wire is connected to an electrode of at least one light emitting diode chip. The plurality of lead frames are formed in the cavity, and at least one lead frame is electrically connected to the light emitting diode chip or a plurality of wires.Type: GrantFiled: February 23, 2007Date of Patent: February 14, 2012Assignee: LG Innotek Co., Ltd.Inventor: Won-Jin Son
-
Patent number: 8105881Abstract: A method of fabricating a chip package structure includes the steps of providing a lead frame having a die pad, plural leads and at least one structure enhancement element. A chip is then disposed on the die pad and plural bonding wires are formed to electrically connect the chip to the leads. Then, an upper encapsulant and a first lower encapsulant are formed on an upper surface and a lower surface of the lead frame, respectively. The first lower encapsulant has plural concaves to expose the structure enhancement element. Finally, the structure enhancement element is etched with use of the first lower encapsulant as an etching mask until the die pad and one of the leads connected by the structure enhancement element, or two of the adjacent leads connected thereby are electrically insulated.Type: GrantFiled: December 4, 2007Date of Patent: January 31, 2012Assignee: ChipMOS Technologies (Bermuda) Ltd.Inventors: Jie-Hung Chiou, Yong-Chao Qiao, Yan-Yi Wu
-
Patent number: 8106503Abstract: According to one embodiment, a high frequency semiconductor device is provided, which includes: a distribution/input matching circuit board that mounts thereon a distribution/input matching circuit and an input transmission line pattern; an input capacitor board that is arranged adjacent to the distribution/input matching circuit board, and mounts a plurality of input capacitor cells thereon; a semiconductor board that is arranged adjacent to the input capacitor board, and mounts a plurality of field effect transistor cells thereon; an output capacitor board that is arranged adjacent to the semiconductor board, and mounts a plurality of output capacitor cells thereon; and a synthesis/output matching circuit board that is arranged adjacent to the output capacitor board, and mounts thereon an output transmission line pattern and a synthesis/output matching circuit, wherein the number of active field effect transistor cells is changed by connecting and disconnecting a plurality of field effect transistor cells tType: GrantFiled: October 27, 2010Date of Patent: January 31, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Kazutaka Takagi
-
Patent number: 8102029Abstract: A buck converter module includes a high side (HS) die having source, drain, and gate bonding pads on a front side of the HS die, a low side (LS) die having a first section thereof with a plurality of through silicon vias (TSVs) extending from a back side to a front side of the LS die, the LS die having source, drain, and gate bonding pads located on a front side of a second section separate from the first section, the drain bonding pad electrically connected to the back side of the LS die in the second section. The HS die and the LS die are bonded together such that the source bonding pad of the HS die is electrically connected to the back side of the LS die, and each of the drain and gate bonding pads are electrically connected to separate TSVs in the LS die.Type: GrantFiled: October 31, 2008Date of Patent: January 24, 2012Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Qi Wang
-
Publication number: 20120012997Abstract: A bump structure that may be used to interconnect one substrate to another substrate is provided. A recessed conductive pillar is formed on a first substrate such that the recessed conductive pillar has a recess formed therein. The recess may be filled with a solder material. A conductive pillar on a second substrate may be formed having a contact surface with a width less than or equal to a width of the recess. The first substrate may be attached to the second substrate such that the conductive pillar on the second substrate is positioned over or in the recess of the first substrate. The substrates may each be an integrated circuit die, an interposer, a printed circuit board, a high-density interconnect, or the like.Type: ApplicationFiled: July 13, 2010Publication date: January 19, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Wei Shen, Yao-Chun Chuang, Chen-Shien Chen, Ming-Fa Chen
-
Publication number: 20120012844Abstract: A semiconductor memory apparatus includes a first pad group located along a first edge of a plurality of banks, a second pad group located along a second edge of the plurality of banks opposite the first pad group, and a pad control section configured to provide first and second bonding signals and to implement control operation in response to a test mode signal and a bonding option signal to selectively employ signals from the first and second pad groups.Type: ApplicationFiled: September 23, 2011Publication date: January 19, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Tae Yong Lee
-
Patent number: 8097942Abstract: A semiconductor device and a manufacturing method therefor wherein a wire for coupling an inner lead and a semiconductor chip with each other can be prevented from being electrically short-circuited to any other conductive part are provided. An inner lead portion has a tip arranged outside the outer circumferential end of the semiconductor chip as viewed on a plane. A power supply bar has a jutted portion extended between the outer circumferential end of the semiconductor chip and the tip of the inner lead portion as viewed on a plane. The upper face of the jutted portion is in a position lower than the upper face of the tip of the inner lead portion. A bonding wire for electrically coupling the semiconductor chip and the inner lead portion with each other has a bent portion outside the outer circumferential end of the semiconductor chip as viewed on a plane.Type: GrantFiled: May 11, 2009Date of Patent: January 17, 2012Assignee: Renesas Electronics CorporationInventors: Kazuyuki Misumi, Katsuyuki Fukudome, Kazushi Hatauchi, Kazuya Fukuhara, Kunihiro Yamashita
-
Patent number: 8093694Abstract: A non-leaded integrated circuits package system is provided including etching differential height lead structures having inner leads at a paddle height, providing mold locks at the bending points of the differential height lead structures, etching an elevated paddle at a same height as the inner leads, mounting a first integrated circuit on the elevated paddle, and electrically connecting first electrical interconnects between the first integrated circuit and the inner leads.Type: GrantFiled: November 10, 2005Date of Patent: January 10, 2012Assignee: Stats Chippac Ltd.Inventor: You Yang Ong
-
Patent number: 8093983Abstract: Disclosed herein are various embodiments of narrowbody coil isolators containing multiple coil transducers, where integrated circuits are not stacked vertically over the coil transducers. The disclosed coil isolators provide high voltage isolation and high voltage breakdown performance characteristics in small packages that provide a high degree of functionality at a low price.Type: GrantFiled: March 31, 2010Date of Patent: January 10, 2012Assignee: Avago Technologies ECBU IP (Singapore) Pte. Ltd.Inventors: Julie Fouquet, Dominique Ho
-
Patent number: 8093705Abstract: A dual face package includes a semiconductor substrate including a through-electrode connected to a die pad disposed on one side of the semiconductor substrate, and a lower redistribution layer disposed on another side thereof and connected to the through-electrode, an insulating layer including a post electrode connected to the through-electrode, and an upper redistribution layer disposed on one side thereof and connected to the post electrode, and an adhesive layer disposed on the one side of the semiconductor substrate so as to attach the insulating layer to the semiconductor substrate such that the through-electrode is connected to the post electrode.Type: GrantFiled: January 22, 2009Date of Patent: January 10, 2012Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Seung Wook Park, Young Do Kweon, Jingli Yuan, Seon Hee Moon, Ju Pyo Hong, Jae Kwang Lee
-
Patent number: 8088650Abstract: A method of fabricating a chip package is provided. A thin metal plate having a first protrusion part, a second protrusion part and a plurality of third protrusion parts are provided. A chip is disposed on the thin metal plate, and a plurality of bonding wires for electrically connecting the chip to the second protrusion part and the second protrusion part to the third protrusion parts is formed. An upper encapsulant and a lower encapsulant are formed on the upper surface and the lower surface of the thin metal plate respectively. The lower encapsulant has a plurality of recesses for exposing a portion of the thin metal plate at locations where the first protrusion part, the second protrusion part and the third protrusion parts are connected to one another. Finally, the thin metal plate is etched by using the lower encapsulant as an etching mask.Type: GrantFiled: July 20, 2009Date of Patent: January 3, 2012Assignee: ChipMOS Technologies (Bermuda) Ltd.Inventors: Yong-Chao Qiao, Jie-Hung Chiou, Yan-Yi Wu
-
Publication number: 20110316174Abstract: In a semiconductor integrated circuit device, arrangement relationship of power source area I/O pads differs between a peripheral portion and a center portion of a gate region of a chip. That is, in two columns and two rows of the peripheral portion of the gate region, VDD area I/O pads connected to a high-voltage power source VDD and GND area I/O pads connected to a ground power source GND are alternately aligned and arranged both in a row direction and in a column direction. Moreover, in the center portion of the gate region, the same VDD area I/O pads or the same GND area I/O pads are successively aligned in the row direction, and the VDD area I/O pads and the GND area I/O pads are alternately aligned and arranged in the column direction.Type: ApplicationFiled: September 2, 2011Publication date: December 29, 2011Applicant: Panasonic CorporationInventor: Mitsushi NOZOE
-
Publication number: 20110316162Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate with a material layer including grooves in a fillet region that are substantially parallel and adjacent an integrated circuit; and forming a resin between the substrate and the integrated circuit that contacts a trench trace exposed by the grooves.Type: ApplicationFiled: June 24, 2010Publication date: December 29, 2011Inventors: WonJun Ko, Oh Han Kim
-
Patent number: 8084297Abstract: A method of implementing a capacitor in an integrated circuit package is disclosed. The method comprises coupling the capacitor to a first surface of a substrate of the integrated circuit package; positioning an integrated circuit die over the capacitor, wherein the integrated circuit die has a first plurality of solder bumps and a second plurality of solder bumps separated by a region having no solder bumps; coupling the integrated circuit die to the first surface of the substrate over the capacitor, wherein the region having no solder bumps is positioned over the capacitor; and encapsulating the integrated circuit die and the capacitor.Type: GrantFiled: August 5, 2010Date of Patent: December 27, 2011Assignee: Xilinx, Inc.Inventors: Mukul Joshi, Kumar Nagarajan
-
Publication number: 20110304052Abstract: A global power distribution network in an integrated circuit comprising a first layer of conductive material and a second layer of conductive material. The first layer of conductive material may be (i) coupled to one or more power supplies and (ii) configured to form a plurality of first rails of a mesh. The first rails may (a) supply power to one or more components of a core logic of the integrated circuit, (b) be aligned with a first axis of the integrated circuit, and (c) have one or more parameters configured such that the mesh has a uniform voltage gradient from a perimeter of the integrated circuit to a center of the integrated circuit along the first axis. The second layer of conductive material may be (i) coupled to the one or more power supplies and (ii) configured to form a plurality of second rails of the mesh.Type: ApplicationFiled: June 9, 2010Publication date: December 15, 2011Inventors: Mark F. Turner, Jonathan W. Byrn, Jeffrey S. Brown
-
Patent number: 8076764Abstract: A stacked type semiconductor memory device of having a structure in which a plurality of semiconductor chips is stacked and a desired semiconductor chip can be selected by assigning a plurality of chip identification numbers different from each other are individually assigned to the plurality of semiconductor chips comprising: a plurality of operation circuits which is connected in cascade in a stacking order of the plurality of semiconductor chips and outputs the plurality of identification numbers different from each other by performing a predetermined operation; and a plurality of comparison circuits which detects whether or not each the identification number and a chip selection address commonly connected to each the semiconductor chip are equal to each other by comparing them.Type: GrantFiled: December 6, 2006Date of Patent: December 13, 2011Assignee: Elpida Memory Inc.Inventors: Junji Yamada, Hiroaki Ikeda, Kayoko Shibata, Yoshihiko Inoue, Hitoshi Miwa, Tatsuya Ijima
-
Publication number: 20110291264Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a semiconductor wafer having a chip pad; attaching a wafer frame to the semiconductor wafer, the wafer frame having a horizontal cover integral to a protruding connector with the protruding connector on the chip pad; forming an underfill around the protruding connector and between the horizontal cover and the semiconductor wafer; removing the horizontal cover exposing the underfill and the protruding connector; and singulating an integrated circuit package from the semiconductor wafer.Type: ApplicationFiled: June 1, 2010Publication date: December 1, 2011Inventors: DaeSik Choi, Taewoo Lee, KyuWon Lee, SungWon Cho
-
Publication number: 20110284841Abstract: A semiconductor device according to one embodiment of this invention includes: a semiconductor chip; a plurality of external connection pads and a plurality of first test pads, both of which are formed in a central region of a top surface of the semiconductor chip; a plurality of external connection electrodes each formed on a corresponding one of the external connection pads, the external connection electrodes being for connecting the external connection pads and an outside of the semiconductor device.Type: ApplicationFiled: February 28, 2011Publication date: November 24, 2011Applicant: PANASONIC CORPORATIONInventor: Hideaki KONDOU
-
Patent number: 8058717Abstract: A semiconductor chip laminated body includes a wiring board having a connecting terminal; a plurality of semiconductor chips laminated on the wiring board, each of the semiconductor chips having a pad; conductive connecting members having first end parts connected to the pads of the corresponding semiconductor chips and second end parts projecting from side surfaces of the corresponding semiconductor chips; and a conductive member configured to connect the connecting terminal of the wiring board and the second end parts of the conductive connecting members; wherein conductive materials are exposed at the side surfaces of the semiconductor chips; and a gap is provided between the side surfaces of the semiconductor chips and the conductive member.Type: GrantFiled: April 28, 2010Date of Patent: November 15, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventor: Akihito Takano
-
Patent number: 8058720Abstract: A semiconductor package includes a die pad; a semiconductor die mounted on the die pad; a plurality of leads in a first horizontal plane disposed along peripheral edges of the die pad; a ground bar downset from the first horizontal plane to a second horizontal plane between the leads and the die pad; a plurality of downset tie bars connecting the ground bar with the die pad; a plurality of ground wires bonding to both of the ground bar and the die pad; and a molding compound at least partially encapsulating the die pad, inner ends of the leads such that bottom surface of the die pad is exposed within the molding compound.Type: GrantFiled: November 19, 2008Date of Patent: November 15, 2011Assignee: Mediatek Inc.Inventors: Nan-Jang Chen, Yau-Wai Wong
-
Publication number: 20110272801Abstract: A semiconductor device includes an integrated circuit and external electrical connection pads. Each pad includes cavities that are at least partially filled with a material different from the material forming the pads, so as to form inserts.Type: ApplicationFiled: May 4, 2011Publication date: November 10, 2011Applicants: STMICROELECTRONICS S.A., STMICROELECTRONICS (CROLLES 2) SASInventors: Vincent Fiori, Philippe Delpech, Eric Sabouret
-
Publication number: 20110266689Abstract: A method of forming a pair of conductive lines in the fabrication of integrated circuitry includes forming a trench into a damascene material received over a substrate. Conductive material is deposited over the damascene material and to within the trench to overfill the trench. The conductive material is removed back at least to the damascene material to leave at least some of the conductive material remaining in the trench. Etching is conducted longitudinally through the conductive material within the trench to form first and second conductive lines within the trench which are mirror images of one another in lateral cross section along at least a majority of length of the first and second conductive lines. Other implementations are contemplated.Type: ApplicationFiled: July 13, 2011Publication date: November 3, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Sanh Tang, Ming Zhang
-
Publication number: 20110266667Abstract: A sidewall protection structure is provided for covering at least a portion of a sidewall surface of a bump structure, in which a protection structure on the sidewalls of a Cu pillar and a surface region of an under-bump-metallurgy (UBM) layer is formed of at least one non-metal material layers, for example a dielectric material layer, a polymer material layer, or combinations thereof.Type: ApplicationFiled: April 29, 2010Publication date: November 3, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi-Wen WU, Cheng-Chung LIN, Chien Ling HWANG, Chung-Shi LIU
-
Publication number: 20110266673Abstract: An integrated circuit package structure includes an integrated circuit (IC) module, a plastic encapsulation, and input/output pins. The IC includes a substrate configured with signal lines and input/output ports disposed at edges of the substrate, chips, and wires. The chips are mounted on surfaces of the substrate, and the wires connect the chips to the signals lines and the input/output ports. The plastic encapsulation encapsulates the IC module to form an encapsulation body including an upper surface, a lower surface, and side surfaces, and the input/output ports are exposed out of the encapsulation body. The input/output pins are disposed on the side surfaces and at least one of the upper surface and the lower surface of the encapsulation body, and correspondingly leads the input/output ports to the at least one of the upper surface and the lower surface of the encapsulation body.Type: ApplicationFiled: December 3, 2010Publication date: November 3, 2011Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventor: CHUN-SHENG HU
-
Publication number: 20110260317Abstract: A copper pillar bump has a sidewall protection layer formed of an electrolytic metal layer. The electrolytic metal layer is an electrolytic nickel layer, an electrolytic gold layer, and electrolytic copper layer, or an electrolytic silver layer.Type: ApplicationFiled: April 22, 2010Publication date: October 27, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wen-Hsiung LU, Ming-Da CHENG, Chih-Wei LIN, Jacky CHANG, Chung-Shi LIU, Chen-Hua YU
-
Publication number: 20110260299Abstract: A semiconductor printed circuit board assembly (PCBA) and method for making same for use in electronic packages having a core layer of copper-invar-copper (CIC) with a layer of dielectric substrate placed on the core layer. A second layer of dielectric substrate is placed on the lower surface of the core layer of CIC. The layers are laminated together. Blind vias are laser drilled into the layers of dielectric substrate. The partially completed PCBA is subjected to a reactive ion etch (RIE) plasma as a first step to clean blind vias in the PCBA. After the plasma etch, an acidic etchant liquid solution is used on the blind vias. Pre-plating cleaning of blind vias removes a majority of oxides from the blind vias. Seed copper layers are then applied to the PCBA, followed by a layer of copper plating that can be etched to meet the requirements of the PCBA.Type: ApplicationFiled: April 22, 2010Publication date: October 27, 2011Applicant: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.Inventors: Robert D. Edwards, Frank D. Egitto, Luis J. Matienzo, Susan Pitely, Daniel C. Van Hart
-
Patent number: 8039936Abstract: A semiconductor device includes a semiconductor element and a connector. The semiconductor element has a power device of a voltage drive type for controlling an on operation and an off operation of a main current by input of a drive signal. The connector receives the drive signal without making contact with an issuing unit issuing the drive signal, and transmits the drive signal to the semiconductor element. The semiconductor element preferably includes a control unit for converting the drive signal received by the connector into a voltage value, and transmitting the voltage value to the semiconductor element.Type: GrantFiled: October 15, 2008Date of Patent: October 18, 2011Assignee: Mitsubishi Electric CorporationInventor: Kiyoshi Arai
-
Patent number: 8035218Abstract: A microelectronic package includes a first substrate (120) having a first surface area (125) and a second substrate (130) having a second surface area (135). The first substrate includes a first set of interconnects (126) having a first pitch (127) at a first surface (121) and a second set of interconnects (128) having a second pitch (129) at a second surface (222). The second substrate is coupled to the first substrate using the second set of interconnects and includes a third set of interconnects (236) having a third pitch (237) and internal electrically conductive layers (233, 234) connected to each other with a microvia (240). The first pitch is smaller than the second pitch, the second pitch is smaller than the third pitch, and the first surface area is smaller than the second surface area.Type: GrantFiled: November 3, 2009Date of Patent: October 11, 2011Assignee: Intel CorporationInventors: John S. Guzek, Mahadevan Survakumar, Hamid R. Azimi
-
Publication number: 20110233761Abstract: Sidewall protection processes are provided for Cu pillar bump technology, in which a protection structure on the sidewalls of the Cu pillar bump is formed of at least one of non-metal material layers, for example a dielectric material layer, a polymer material layer, or combinations thereof.Type: ApplicationFiled: March 24, 2010Publication date: September 29, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien Ling Hwang, Yi-Wen Wu, Chun-Chieh Wang, Chung-Shi Liu
-
Patent number: 8026447Abstract: Devices and methods for electrical interconnection for microelectronic circuits are disclosed. One method of electrical interconnection includes forming a bundle of microfilaments, wherein at least two of the microfilaments include electrically conductive portions extending along their lengths. The method can also include bonding the microfilaments to corresponding bond pads of a microelectronic circuit substrate to form electrical connections between the electrically conductive portions and the corresponding bond pads. A microelectronic circuit can include a bundle of microfilaments bonded to corresponding bond pads to make electrical connection between corresponding bonds pads and electrically-conductive portions of the microfilaments.Type: GrantFiled: November 9, 2009Date of Patent: September 27, 2011Assignee: Raytheon Sarcos, LLCInventors: Stephen C. Jacobsen, David P. Marceau, Shayne M. Zurn, David T. Markus
-
Patent number: 8022548Abstract: A method of forming one or more capacitors on or in a substrate and a capacitor structure resulting therefrom is disclosed. The method includes forming a trench in the substrate, lining the trench with a first copper-barrier layer, and substantially filling the trench with a first copper layer. The first copper layer is substantially chemically isolated from the substrate by the first copper-barrier layer. A second copper-barrier layer is formed over the first copper layer and a first dielectric layer is formed over the second copper-barrier layer. The dielectric layer is substantially chemically isolated from the first copper layer by the second copper-barrier layer. A third copper-barrier layer is formed over the dielectric layer and a second copper layer is formed over the third copper-barrier layer. The second copper layer is formed in a non-damascene process.Type: GrantFiled: September 29, 2009Date of Patent: September 20, 2011Assignee: Atmel CorporationInventors: Isaiah O. Oladeji, Alan Cuthbertson
-
Publication number: 20110210419Abstract: Provided is an MCP including a plurality chips stacked therein. Each of the chips includes a plurality of inductor pads configured to transmit power or signals, and at both sides of a reference inductor pad, a first and a second inductor pads are formed to generate magnetic fluxes in different directions from each other.Type: ApplicationFiled: December 31, 2010Publication date: September 1, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Young Won KIM, Jun Ho LEE, Hyun Seok KIM, Boo Ho JUNG, Sun Ki CHO, Yang Hee KIM
-
Patent number: 8008193Abstract: Provided is a manufacturing method for improving the reliability of a semiconductor device having a back electrode. After formation of semiconductor elements on the surface of a silicon substrate, the backside surface thereof, which is opposite to the element formation surface, is subjected to the following steps in a processing apparatus. After deposition of a first metal film over the backside surface of the silicon substrate in a first chamber, it is heat treated to form a metal silicide film. Then, a nickel film is deposited in a third chamber, followed by deposition of an antioxidant conductor film in a second chamber. Heat treatment for alloying the first metal film and the silicon substrate is performed at least prior to the deposition of the nickel film. The first chamber has therefore a mechanism for depositing the first metal film and a lamp heating mechanism.Type: GrantFiled: May 6, 2009Date of Patent: August 30, 2011Assignee: Renesas Electronics CorporationInventors: Yoshihiro Kainuma, Tatsuhiko Miura, Takashi Sato, Katsuhiro Mitsui, Daisuke Ono
-
Publication number: 20110204358Abstract: An antenna ratio calculation section extracts components from which two or more independent metal wires are coupled to one of diffusion layer regions based on layout data read from a layout data accumulation section, determines, for each of the components, the area of each of the two or more independent metal wires and electrodes coupled to the respective metal wires, determines an antenna ratio between the area of each of the metal wires and the area of the electrode coupled to the metal wire, and determines a moderation value for moderating a design standard associated with plasma charge damage related to one of the metal wires based on the ratio of the total area of all the metal wires coupled to the one of the diffusion layer regions to the area of the one of the metal wires.Type: ApplicationFiled: February 22, 2011Publication date: August 25, 2011Inventor: Hideo SAKAMOTO
-
Publication number: 20110193215Abstract: Means for decreasing parasitic inductance by a realistic mounting method is provided. On a surface layer of a semiconductor package, there is provided a ground pad having a plurality of comb-tooth-shaped ground pads which are connecting points for wire bonding and are protruded on the surface layer of the semiconductor package. A power-supply pad is arranged between the comb-tooth-shaped ground pads. Two long and short ground wires are arranged in one comb-tooth-shaped ground pad. Also, two long and short power-supply wires are arranged in one power-supply pad. By arranging the long ground wire and the long power-supply wire so as to be parallel and close to each other and arranging the short power-supply wire and the short ground wire so as to be parallel and close to each other, the parasitic inductance is decreased.Type: ApplicationFiled: February 9, 2011Publication date: August 11, 2011Inventors: Masahiro TOYAMA, Yutaka UEMATSU, Hideki OSAKA
-
Publication number: 20110193228Abstract: A molded underfill flip chip package may include a printed circuit board, a semiconductor chip mounted on the printed circuit board, and a sealant. The printed circuit board has at least one resin passage hole passing through the printed circuit board and at least one resin channel on a bottom surface of the printed circuit board, the at least one resin channel extending from the at least one resin passage hole passing through the printed circuit board. The sealant seals a top surface of the printed circuit board, the semiconductor chip, the at least one resin passage hole, and the at least one resin channel.Type: ApplicationFiled: November 1, 2010Publication date: August 11, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hae-jung Yu, Hyeong-seob Kim, Jong-ho Lee, Jin-woo Park
-
Patent number: 7994632Abstract: A GaN die having a plurality of parallel alternating and closely spaced source and drain strips is contacted by parallel coplanar comb-shaped fingers of source and drain pads. A plurality of enlarged area coplanar spaced gate pads having respective fingers contacting the gate contact of the die. The pads may be elements of a lead frame, or conductive areas on an insulation substrate. Other semiconductor die can be mounted on the pads and connected in predetermined circuit arrangements with the GaN die.Type: GrantFiled: January 5, 2007Date of Patent: August 9, 2011Assignee: International Rectifier CorporationInventors: Kunzhong Hu, Chuan Cheah
-
Publication number: 20110186964Abstract: The invention includes methods of forming semiconductor constructions and methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive material within openings in an insulative material to form capacitor electrode structures. A lattice is formed in physical contact with at least some of the electrode structures, a protective cap is formed over the lattice, and subsequently some of the insulative material is removed to expose outer surfaces of the electrode structures. The lattice can alleviate toppling or other loss of structural integrity of the electrode structures, and the protective cap can protect covered portions of the insulative material from the etch. After the outer sidewalls of the electrode structures are exposed, the protective cap is removed. The electrode structures are then incorporated into capacitor constructions.Type: ApplicationFiled: March 28, 2011Publication date: August 4, 2011Applicant: ROUND ROCK RESEARCH, LLCInventor: H. Montgomery Manning
-
Publication number: 20110186974Abstract: A high frequency flip chip package substrate of a polymer is a one-layer structure packaged by a high frequency flip chip package process to overcome the shortcomings of a conventional two-layer structure packaged by the high frequency flip chip package process. The conventional structure not only incurs additional insertion loss and return loss in its high frequency characteristic, but also brings out a reliability issue. Thus, the manufacturing process of a ceramic substrate in the conventional structure still has the disadvantages of a poor yield rate and a high cost.Type: ApplicationFiled: April 13, 2011Publication date: August 4, 2011Inventors: Edward-yi Chang, Li-Han Hsu, Chee-Way Oh, Wei-Cheng Wu, Chin-te Wang
-
Publication number: 20110180928Abstract: An integrated circuit package system includes: interconnection pads; a first device mounted below the interconnection pads; a bond wire, or a solder ball connecting the first device to the interconnection pads; a lead connected to the interconnection pad or to the first device; an encapsulation having a top surface encapsulating the first device; and a recess in the top surface of the encapsulation with the interconnection pads exposed therefrom.Type: ApplicationFiled: April 5, 2011Publication date: July 28, 2011Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Lionel Chien Hui Tay, Jairus Legaspi Pisigan