Static Random Access Memory, Sram, Structure (epo) Patents (Class 257/E27.098)
-
Publication number: 20100127337Abstract: An inverter structure is disclosed. The inverter structure includes an NMOS transistor and a PMOS transistor. Preferably, the NMOS transistor includes an n-type gate electrode and an n-type source/drain region, and the PMOS transistor includes a p-type gate electrode and a p-type source/drain region. Specifically, the n-type gate electrode and the p-type gate electrode are physically separated and electrically connected by a conductive contact.Type: ApplicationFiled: November 27, 2008Publication date: May 27, 2010Inventors: Chien-Li Kuo, Chia-Chun Sun, Chuan-Hsien Fu, Chun-Liang Hou, Yun-San Huang
-
Patent number: 7714395Abstract: A static random access memory at least includes: pluralities of transistors disposed on a substrate, each transistor at least includes a gate, a gate dielectric layer, a source doped region and a drain doped region, in which some of the source doped regions are used for connecting with a Vss voltage or a Vdd voltage, and a salicide layer disposed on the gates, the source doped regions except those source doped regions used for connecting a Vss voltage and a Vdd voltage and the drain doped regions.Type: GrantFiled: November 26, 2007Date of Patent: May 11, 2010Assignee: United Microelectronics Corp.Inventor: Chung-Li Hsiao
-
Patent number: 7709340Abstract: A semiconductor integrated circuit device may include a semiconductor substrate, a static memory cell on the semiconductor substrate, a tensile stress film on the pull-down transistors, and a compressive stress film on the pass transistors. The static memory cell may include multiple pull-up transistors and pull-down transistors, which form a latch, and multiple pass transistors may be used to access the latch.Type: GrantFiled: February 12, 2007Date of Patent: May 4, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-hyon Ahn, Jae-cheol Yoo, Ki-seog Youn, Kwan-jong Roh, Su-gon Bae, Ki-young Kim
-
Patent number: 7692230Abstract: Disclosed herein is an improved memory device wherein the area occupied by a conventional landing pad is significantly reduced to around 50% to 10% of the area occupied by conventional landing pads. This is accomplished by removing the landing pad from the cell structure, and instead forming a conductive via structure that provides the electrical connection from the memory stack or device in the structure to an under-metal layer. By forming only this via structure, rather than separate vias formed on either side of a landing pad, the overall width occupied by the connective via structure from the memory stack to an under-metal layer is substantially reduced, and thus the via structure and under-metal layer may be formed closer to the memory stack (or conductors associated with the stack) so as to reduce the overall width of the cell structure.Type: GrantFiled: February 13, 2007Date of Patent: April 6, 2010Assignee: Taiwan Semiconductor Manufacturing Co. Ltd.Inventors: Jhon Jhy Liaw, Yu-Jen Wang, Chia-Shiung Tsai
-
Patent number: 7687361Abstract: Disclosed is a method for fabricating a transistor of a memory device capable of preventing voids from being created when forming a low-resistant gate electrode. The method includes the steps of forming an active area by etching a semiconductor substrate, forming a field oxide layer in the semiconductor substrate and forming a recess by etching the field oxide layer. A gate insulation layer is formed along an upper surface of the active area and an exposed portion of the active area. A gate electrode is formed on the field oxide layer such that the gate electrode extends across an upper portion of the active area while being overlapped with a channel area and the recess. The first conductive layer to be patterned has the same thickness, so the low-resistant gate electrode is easily fabricated without forming the voids.Type: GrantFiled: June 17, 2005Date of Patent: March 30, 2010Assignee: Hynix Semiconductor Inc.Inventors: Se Aug Jang, Yong Soo Kim, Jae Geun Oh
-
Patent number: 7671422Abstract: A pseudo 6T SRAM cell design comprising eight transistors is provided. An embodiment comprises a pair of cross-coupled inverters and a pair of pass-gate transistors electrically coupled to each inverter through the substrate. Each pass-gate transistor has a different beta ratio from the other transistor in its pair, and the smaller beta ratio in the pair acts as a “read” port while the larger beta ratio in the pair acts as a “write” port. Two pairs of bit lines are connected to the pass-gate transistors. A variety of word lines are connected to the pass-gate transistors. In one embodiment, a single word line is connected to all of the pass-gate transistors. In another embodiment, a pair of word lines is connected to the pass-gate transistors. In yet another embodiment, a different word line is connected to each pass-gate transistor.Type: GrantFiled: October 2, 2007Date of Patent: March 2, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ping-Wei Wang
-
Publication number: 20100038692Abstract: An integrated circuit structure includes a semiconductor substrate, and a first and a second MOS device. The first MOS device includes a first gate dielectric over the semiconductor substrate, wherein the first gate dielectric is planar; and a first gate electrode over the first gate dielectric. The second MOS device includes a second gate dielectric over the semiconductor substrate; and a second gate electrode over the second gate dielectric. The second gate electrode has a height greater than a height of the first gate electrode. The second gate dielectric includes a planar portion underlying the second gate electrode, and sidewall portions extending on sidewalls of the second gate electrode.Type: ApplicationFiled: August 14, 2008Publication date: February 18, 2010Inventors: Harry Chuang, Mong Song Liang, Wen-Chih Yang, Chien-Liang Chen, Chii-Horng Li
-
Publication number: 20100012925Abstract: Hybrid carbon nanotube FET (CNFET), static ram (SRAM) and method of making same. A static ram memory cell has two cross-coupled semiconductor-type field effect transistors (FETs) and two nanotube FETs (NTFETs), each having a channel region made of at least one semiconductive nanotube, a first NTFET connected to the drain or source of the first semiconductor-type FET and the second NTFET connected to the drain or source of the second semiconductor-type FET.Type: ApplicationFiled: September 29, 2009Publication date: January 21, 2010Applicant: NANTERO, INC.Inventors: Claude L. BERTIN, Mitchell MEINHOLD, Steven L. KONSEK, Thomas RUECKES, Frank GUO
-
Patent number: 7649259Abstract: A semiconductor device includes a first wiring line group made of a metal, wiring lines of the first wiring line group being arranged in parallel with each other, a second wiring line group which is made of a semiconductor and crosses the first wiring line group, wiring lines of the second wiring line group being arranged in parallel with each other and being movable in the vicinity of each intersection with the wiring lines of the first wiring line group, and a plurality of metal regions which are formed to be joined with the wiring lines constituting the second wiring line group, and have a work function different from that of the metal forming the first wiring line group.Type: GrantFiled: December 27, 2005Date of Patent: January 19, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Mizuki Ono, Yuichi Motoi
-
Patent number: 7642583Abstract: A ferroelectric memory device having plural memory cells, each composed of a memory cell transistor and a memory cell capacitor including a lower electrode that is independent for each memory cell capacitor, a ferroelectric layer formed on the lower electrode, and an upper electrode layer formed on the ferroelectric layer. A plurality of the upper electrode layers are connected together and constitute a plate electrode, and the width of the upper electrode is narrower than the width of the ferroelectric layer. Accordingly, by making the width of the upper electrode narrower than the width of the ferroelectric layer, it is possible to prevent current leakage between the upper electrode and the lower electrode, which reduces the placement interval of the memory cell capacitors without causing current leakage between the upper electrode and the lower electrode, and results in a smaller memory cell size.Type: GrantFiled: April 26, 2004Date of Patent: January 5, 2010Assignee: Panasonic CorporationInventor: Hiroshige Hirano
-
Patent number: 7638390Abstract: A static random access memory (SRAM) cell structure at least comprising a substrate, a transistor, an upper electrode and a capacitor dielectric layer. A device isolation structure is set up in the substrate to define an active region. The active region has an opening. The transistor is set up over the active region of the substrate. The source region of the transistor is next to the opening. The upper electrode is set up over the opening such that the opening is completely filled. The capacitor dielectric layer is set up between the upper electrode and the substrate.Type: GrantFiled: September 7, 2007Date of Patent: December 29, 2009Assignee: United Microelectric Corp.Inventors: Tzung-Han Lee, Kuang-Pi Lee, Wen-Jeng Lin, Rern-Hurng Larn
-
Publication number: 20090302354Abstract: A memory circuit includes a plurality of bit line structures, a plurality of word line structures intersecting the plurality of bit line structures to form a plurality of cell locations; and a plurality of cells located at the plurality of cell locations. Each of the cells is selectively coupled to a corresponding one of the bit line structures under control of a corresponding one of the word line structures, and each of the cells in turn includes a logical storage element having at least a first n-type field effect transistor and at least a first p-type field effect transistor.Type: ApplicationFiled: October 2, 2007Publication date: December 10, 2009Applicant: International Business Machines CorporationInventors: Ching-Te K. Chuang, Fadi H. Gebara, Keunwoo Kim, Jante Benedict Kuang, Hung C. Ngo
-
Publication number: 20090294820Abstract: Semiconductor devices, capacitors, and methods of manufacture thereof are disclosed. In one embodiment, a method of fabricating a capacitor includes forming a first material over a workpiece, and patterning the first material, forming a first capacitor plate in a first region of the workpiece and forming a first element in a second region of the workpiece. A second material is formed over the workpiece and over the patterned first material. The second material is patterned, forming a capacitor dielectric and a second capacitor plate in the first region of the workpiece over the first capacitor plate and forming a second element in a third region of the workpiece.Type: ApplicationFiled: May 27, 2008Publication date: December 3, 2009Inventors: Martin Ostermayr, Richard Lindsay
-
Publication number: 20090294861Abstract: A non-volatile random access memory cell which, on a substrate surmounted by a stack of layers, comprises: a first plurality of transistors situated at a given level of the stack of which at least one first access transistor and at least one second access transistor, which are arranged between a first bit line and a first storage node, and between a second bit line and a second storage node, respectively, the first access transistor and the second access transistor having a gate connected to a word line, a second plurality of transistors forming a flip-flop and situated at, at least one other level of the stack, beneath said given level, the transistors of the second plurality of transistors each comprising a gate electrode situated opposite a channel region of a transistor of the first plurality of transistors and separated from this channel region by means of an insulating region provided to enable coupling of said gate electrode and said channel region.Type: ApplicationFiled: May 15, 2009Publication date: December 3, 2009Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUEInventors: Olivier THOMAS, Perrine Batude, Arnaud Pouydebasque, Maud Vinet
-
Patent number: 7613050Abstract: A design structure comprising an apparatus which reduces the power in memory devices in general and, in particular, static random access memory (SRAM) arrays featuring sense amplifier assist (SAA) circuitry. The design structure limits the implementation of the SAA circuitry to SRAM array blocks that do not meet the application voltage requirements.Type: GrantFiled: June 18, 2007Date of Patent: November 3, 2009Assignee: International Business Machines CorporationInventors: George Maria Braceras, Harold Pilo, Fred John Towler
-
Publication number: 20090261390Abstract: A memory cell of an SRAM has two drive MISFETs and two vertical MISFETs. The p channel vertical MISFETs are formed above the n channel drive MISFETs. The vertical MISFETs respectively mainly include a laminate formed of a lower semiconductor layer, intermediate semiconductor layer and upper semiconductor layer laminated in this sequence, a gate insulating film of silicon oxide formed on the surface of the side wall of the laminate, and a gate electrode formed so as to cover the side wall of the laminate. The vertical MISFETs are perfect depletion type MISFETs.Type: ApplicationFiled: June 25, 2009Publication date: October 22, 2009Inventors: Masahiro MONIWA, Hiraku CHAKIHARA, Kousuke OKUYAMA, Yasuhiko TAKAHASHI
-
Patent number: 7605447Abstract: The present invention relates to a semiconductor device structure that includes at least one SRAM cell formed in a substrate. Such SRAM cell comprises two pull-up transistors, two pull-down transistors, and two pass-gate transistors. The pull-down transistors and the pass-gate transistors are substantially similar in channel widths and have substantially similar source-drain doping concentrations, while the SRAM cell has a beta ratio of at least 1.5. The substrate preferably comprises a hybrid substrate with at two isolated sets of regions, while carrier mobility in these two sets of regions differentiates by a factor of at least about 1.5. More preferably, the pull-down transistors of the SRAM cell are formed in one set of regions, and the pass-gate transistors are formed in the other set of regions, so that current flow in the pull-down transistors is larger than that in the pass-gate transistors.Type: GrantFiled: September 22, 2005Date of Patent: October 20, 2009Assignee: International Business Machines CorporationInventors: Bruce B. Doris, Gregory Costrini, Oleg Gluschenkov, Meikei Ieong, Nakgeuon Seong
-
Patent number: 7598570Abstract: A semiconductor device according to the present invention is provided with an SOI substrate, an active region, a first insulating film (complete separation insulating film), a second insulating film (partial separation insulating film), and a contact portion. Here, the active region is formed within the surface of the SOI layer. In addition, the first insulating film is formed on one side of the active region from the surface of SOI layer to the buried insulating film. In addition, the second insulating film is formed on the other side of the active region from the surface of SOI layer to a predetermined depth that does not reach the buried insulating film. In addition, the contact portion is provided toward the side where the first insulating film exists, off the center of the active region in a plan view.Type: GrantFiled: October 17, 2005Date of Patent: October 6, 2009Assignee: Renesas Technology Corp.Inventors: Yuuichi Hirano, Takashi Ipposhi
-
Patent number: 7598558Abstract: In a complete CMOS SRAM having a memory cell composed of six MISFETs formed over a substrate, a capacitor element having a stack structure is formed of a lower electrode covering the memory cell, an upper electrode, and a capacitor insulating film (dielectric film) interposed between the lower electrode and the upper electrode. One electrode (the lower electrode) of the capacitor element is connected to one storage node of a flip-flop circuit, and the other electrode (the upper electrode) is connected to the other storage node. As a result, the storage node capacitance of the memory cell of the SRAM is increased to improve the soft error resistance.Type: GrantFiled: October 29, 2007Date of Patent: October 6, 2009Assignee: Renesas Technology Corp.Inventors: Naotaka Hashimoto, Yutaka Hoshino, Shuji Ikeda
-
Patent number: 7598544Abstract: Hybrid carbon nanotube FET (CNFET), static ram (SRAM) and method of making same. A static ram memory cell has two cross-coupled semiconductor-type field effect transistors (FETs) and two nanotube FETs (NTFETs), each having a channel region made of at least one semiconductive nanotube, a first NTFET connected to the drain or source of the first semiconductor-type FET and the second NTFET connected to the drain or source of the second semiconductor-type FET.Type: GrantFiled: January 13, 2006Date of Patent: October 6, 2009Assignee: Nanotero, Inc.Inventors: Claude L. Bertin, Mitchell Meinhold, Steven L. Konsek, Thomas Rueckes, Frank Guo
-
Patent number: 7598574Abstract: A semiconductor device including a SRAM section and a logic circuit section includes: a first n-type MIS transistor including a first n-type gate electrode formed with a first gate insulating film interposed on a first element formation region of a semiconductor substrate in the SRAM section; and a second n-type MIS transistor including a second n-type gate electrode formed with a second gate insulating film interposed on a second element formation region of the semiconductor substrate in the logic circuit section. A first impurity concentration of a first n-type impurity in the first n-type gate electrode is lower than a second impurity concentration of a second n-type impurity in the second n-type gate electrode.Type: GrantFiled: June 12, 2007Date of Patent: October 6, 2009Assignee: Panasonic CorporationInventors: Tokuhiko Tamaki, Naoki Kotani, Shinji Takeoka
-
Patent number: 7598141Abstract: A method of fabricating a static random access memory device includes selectively removing an insulating film and growing a single crystalline silicon layer using selective epitaxy growth, the single crystalline silicon layer being grown in a portion from which the insulating film is removed; recessing the insulating film; and depositing an amorphous silicon layer on the single crystalline silicon layer and the insulating film, such that the amorphous silicon layer partially surrounds a top surface and side surfaces of the single crystalline silicon layer.Type: GrantFiled: October 28, 2005Date of Patent: October 6, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hoon Lee, Sang-Jin Park, Won-Seok Yoo, Kong-Soo Lee
-
Publication number: 20090244954Abstract: A digital logic storage structure includes cross coupled first and second complementary metal oxide semiconductor (CMOS) inverters formed on a semiconductor substrate, the CMOS inverters including a first storage node and a second storage node that is the logical complement of the first storage node; both of the first and second storage nodes each selectively coupled to a deep trench capacitor through a switching transistor, with the switching transistors controlled by a common capacitance switch line coupled to gate conductors thereof; wherein, in a first mode of operation, the switching transistors are rendered nonconductive so as to isolate the deep trench capacitors from the inverter storage nodes and, in a second mode of operation, the switching transistors are rendered conductive so as to couple the deep trench capacitors to their respective storage nodes, thereby providing increased resistance of the storage nodes to single event upsets (SEUs).Type: ApplicationFiled: March 26, 2008Publication date: October 1, 2009Inventors: Ethan H. Cannon, Toshiharu Furukawa, David Horak, Charles W. Koburger, III, Jack A. Mandelman
-
Publication number: 20090224332Abstract: An n-type embedded layer is formed in an N-LV region of a SRAM cell region after an element isolation insulating film is formed on a p-type Si substrate. Thereafter, a p-well and an n-well are formed. In formation of a channel-doped layer, ion implantation is also performed into the N-LV region of the SRAM cell region in parallel with ion implantation into an N-LV of a logic circuit region. Ion-implantation is further performed into the N-LV region of the SRAM cell region in parallel with ion implantation into an N-MV of an I/O region.Type: ApplicationFiled: February 9, 2009Publication date: September 10, 2009Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Tomohiko Tsutsumi, Toru Anezaki, Hideyuki Kojima, Taiji Ema
-
Publication number: 20090224330Abstract: A semiconductor memory device and method of manufacturing the same are disclosed. The semiconductor memory device includes a semiconductor substrate having a cell region and a peripheral circuit region, first transistors provided on the semiconductor substrate, a first semiconductor layer provided on the first transistors, and bonded by a bonding technique, and second transistors provided on the first semiconductor layer, wherein the first and second transistors are provided in the peripheral circuit regions of the semiconductor substrate and the first semiconductor layer, respectively, and a metal layer is formed on gates of the first and second transistors respectively provided in the peripheral circuit regions of the semiconductor substrate and the first semiconductor layer. As a result, the transistors in the peripheral circuit region requiring high performance can be formed on an upper layer and a lower layer.Type: ApplicationFiled: May 19, 2009Publication date: September 10, 2009Inventors: Chang Min Hong, Han-Byung Park, Soon-Moon Jung, Hoon Lim, Kun-Ho Kwak, Byoung-Keun Son, Jong-Hoon Na, Yeon-Wook Jung, Ju-Young Lim
-
Publication number: 20090218631Abstract: Conductive stripes laterally abutting the dielectric lines are formed over a thin semiconductor layer on a gate dielectric. Angled halo ion implantation is performed to implant p-type dopants on the side of the drains of pull-down transistors and a first source/drain region of each pass gate transistor. The dielectric lines are removed and the pattern of the conductive stripes is transferred into the semiconductor layer to form gate electrodes. The resulting pass gate transistors are asymmetric transistors have a halo implantation on the side of the first source/drain regions, while the side of a second source/drain regions does not have such a halo implantation. As such, the pass gate transistors provide enhanced readability, writability, and stability.Type: ApplicationFiled: February 28, 2008Publication date: September 3, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huilong Zhu, Qingqing Liang
-
Publication number: 20090218608Abstract: In order to provide a semiconductor integrated circuit device such as a high-performance semiconductor integrated circuit device capable of reducing a soft error developed in each memory cell of a SRAM, the surface of a wiring of a cross-connecting portion, of a SRAM memory cell having a pair of n-channel type MISFETs whose gate electrodes and drains are respectively cross-connected, is formed in a shape that protrudes from the surface of a silicon oxide film. A silicon nitride film used as a capacitive insulating film, and an upper electrode are formed on the wiring. A capacitance can be formed of the wiring, the silicon nitride film and the upper electrode.Type: ApplicationFiled: January 30, 2009Publication date: September 3, 2009Inventors: Akio NISHIDA, Yasuko Yoshida, Shuji Ikeda
-
Patent number: 7577040Abstract: A dual port SRAM cell includes at least one pair of cross-coupled inverters connected between a power line and complementary power line. A number of pass gate transistors connect the cross-coupled inverters to a first bit line, a first complementary bit line, a second bit line, and a second complementary bit line on a first metal layer in the memory device. A first word line is coupled to gates of the first and second pass gate transistors, located on a second metal layer in the memory device. A second word line is coupled to gates of the third and fourth pass gate transistors, located on a third metal layer in the memory device, wherein the first, second and third metal layers are at different levels.Type: GrantFiled: July 18, 2006Date of Patent: August 18, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Jhon Jhy Liaw
-
Patent number: 7569889Abstract: A RAM memory integrated circuit, in particular a SRAM memory integrated circuit, includes a matrix of memory cells that are arranged between two bit lines via two access transistors. The bit lines are intended in one case to be discharged and in the other case to be maintained at a high precharge potential during a read operation. The bit line of each column of the matrix that is intended to be maintained at the high precharge potential is produced in the form of at least two partial bit lines. The memory cells of each column are implanted in the form of groups of cells which are alternately connected to one or the other of the partial bit lines, respectively.Type: GrantFiled: January 30, 2006Date of Patent: August 4, 2009Assignee: STMicroelectronics S.A.Inventor: François Jacquet
-
Publication number: 20090189227Abstract: A SRAM bit cell and an associated method of producing the SRAM bit cell with improved performance and stability is provided. In one configuration, channel mobility of the transistors within the SRAM bit cell may be adjusted to provide improved stability. In order to adjust the channel mobility, a stress memorization technique may be used, a wide spacer may be used, germanium may be implanted on tensile stress silicon nitride, a compressive liner may be used or silicon germanium may be embedded in one or more of the devices in the cell. In another configuration, the gate capacitance of each device within the SRAM bit cell may be adjusted to achieve high SRAM yield. For instance, a thick gate oxide may be used, phosphorous pre-doping may be used or fluorine pre-doping may be used in one or more of the devices within the cell.Type: ApplicationFiled: January 25, 2008Publication date: July 30, 2009Applicant: TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.Inventor: Katsura Miyashita
-
Patent number: 7564134Abstract: An improved circuit wiring layout provides smooth circuit wiring in a peripheral circuit region adjacent to a memory cell region of a semiconductor memory device, and eliminates a write-speed limiting factor. Forming a metal (instead of a metal silicided polysilicon) wiring layer to be connected to a gate layer, to transmit an electrical signal to the gates of FET (e.g., MOSFET (Metal Oxide Semiconductor Field Effect Transistor) transistors formed in the peripheral circuit region; the metal wiring layer is formed (e.g., using one metal damascene process), on a layer different from a word line layer formed on the gate layer (e.g., using another metal damascene process), thereby obtaining a layout of a peripheral circuit region having a reduced area and without using a silicide process.Type: GrantFiled: October 26, 2005Date of Patent: July 21, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyang-Ja Yang, Song-Ja Lee
-
Publication number: 20090173971Abstract: An integrated circuit (IC) includes a memory cell having source/drain regions for defining source/drains of a first pull-up or pull-down (PU/PD) transistor for a first storage node, a second PU/PD transistor for a second storage node, and driver, cell pass, and buffer pass transistors. The memory cell includes a first gate electrode region for the first PU/PD and driver transistors, a second gate electrode region for the cell pass and buffer pass transistors, and a third gate electrode region for the second PU/PD transistor. The third gate electrode region and the cell pass transistor are coupled to the first storage node and the first gate electrode region is coupled to the second storage node. The buffer pass and driver transistors are coupled to a source/drain path of the cell pass transistor and the buffer pass transistor is coupled between a bitline (BL) node and the driver transistor.Type: ApplicationFiled: September 12, 2008Publication date: July 9, 2009Inventors: Theodore Warren Houston, Xiaowei Deng
-
Publication number: 20090174082Abstract: A Three-Dimensional Structure (3DS) Memory allows for physical separation of the memory circuits and the control logic circuit onto different layers such that each layer may be separately optimized. One control logic circuit suffices for several memory circuits, reducing cost. Fabrication of 3DS memory involves thinning of the memory circuit to less than 50 ?m in thickness and bonding the circuit to a circuit stack while still in wafer substrate form Fine-grain high density inter-layer vertical bus connections are used. The 3DS memory manufacturing method enables several performance and physical size efficiencies, and is implemented with established semiconductor processing techniques.Type: ApplicationFiled: March 17, 2009Publication date: July 9, 2009Inventor: Glenn J Leedy
-
Patent number: 7554163Abstract: A first semiconductor region has a smaller width along a gate length direction than a second semiconductor region. In this case, the first semiconductor region has a larger width along a gate width direction than the second semiconductor region.Type: GrantFiled: July 7, 2006Date of Patent: June 30, 2009Assignee: Panasonic CorporationInventors: Takayuki Yamada, Atsuhiro Kajiya, Satoshi Ishikura
-
Publication number: 20090152641Abstract: A semiconductor memory device includes: a first n-type transistor; a first p-type transistor; a first wiring layer having a first interconnecting portion for connecting a drain of the first n-type transistor and a drain of the first p-type transistor; and a second wiring layer having a first conductive portion electrically connected to the first interconnecting portion.Type: ApplicationFiled: December 10, 2008Publication date: June 18, 2009Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Narumi Ohkawa
-
Patent number: 7535751Abstract: A dual-port SRAM cell structure includes a first inverter area where a first inverter is constructed on a semiconductor substrate; a second inverter area where a second inverter is constructed on the semiconductor substrate, the first and second inverters being cross-coupled to form one or more data stage nodes for latching a value; and a first pass gate transistor area where a first write port pass gate transistor and a first read port pass gate transistor share a first oxide defined region for balancing device performances thereof. The first write port pass gate transistor and the first read port pass gate transistor are coupled to the data storage nodes for selectively reading or writing a value therefrom or thereinto.Type: GrantFiled: February 12, 2007Date of Patent: May 19, 2009Assignee: Taiwan Semioconductor Manufacturing Co., Ltd.Inventors: Huai-Ying Huang, Forst Hung, Feng-Ming Chang
-
Publication number: 20090108374Abstract: Hybrid SRAM circuit, hybrid SRAM structures and method of fabricating hybrid SRAMs. The SRAM structures include first and second cross-coupled inverters coupled to first and second pass gate devices. The pull-down devices of the inverters are FinFETs while the pull-up devices of the inverters and the pass gate devices are planar FETs or pull-down and pull-up devices of the inverters are FinFETs while the pass gate devices are planar FETs.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert C. Wong, Haining Sam Yang
-
Publication number: 20090108372Abstract: A planar pass gate NFET is designed with the same width as a planar pull-down NFET. To optimize a beta ratio between the planar pull-down NFET and an adjoined planar pass gate NFET, the threshold voltage of the planar pass gate NFET is increased by providing a different high-k metal gate stack to the planar pass gate NFET than to the planar pull-down NFET. Particularly, a threshold voltage adjustment dielectric layer, which is formed over a high-k dielectric layer, is preserved in the planar pass gate NFET and removed in the planar pull-down NFET. The combined NFET active area for the planar pass gate NFET and the planar pull-down NFET is substantially rectangular, which enables a high fidelity printing of the image of the combined NFET active area by lithographic means.Type: ApplicationFiled: October 25, 2007Publication date: April 30, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Xiangdong Chen, Shang-Bin Ko, Dae-Gyu Park
-
Patent number: 7521765Abstract: An n-type embedded layer is formed in an N-LV region of a SRAM cell region after an element isolation insulating film is formed on a p-type Si substrate. Thereafter, a p-well and an n-well are formed. In formation of a channel-doped layer, ion implantation is also performed into the N-LV region of the SRAM cell region in parallel with ion implantation into an N-LV of a logic circuit region. Ion-implantation is further performed into the N-LV region of the SRAM cell region in parallel with ion implantation into an N-MV of an I/O region.Type: GrantFiled: December 27, 2004Date of Patent: April 21, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Tomohiko Tsutsumi, Toru Anezaki, Hideyuki Kojima, Taiji Ema
-
Publication number: 20090096031Abstract: A method of fabricating a CMOS integrated circuit and integrated circuits therefrom includes the steps of providing a substrate having a semiconductor surface, forming a gate dielectric layer on the semiconductor surface and a polysilicon including layer on the gate dielectric. A portion of the polysilicon layer is masked, and pre-gate etch implant of a first dopant type into an unmasked portion of the polysilicon layer is performed, wherein masked portions of the polysilicon layer are protected from the first dopant. The polysilicon layer is patterned to form a plurality of polysilicon gates and a plurality of polysilicon lines, wherein the masked portion includes at least one of the polysilicon lines which couple a polysilicon gate of a PMOS device to a polysilicon gate of an NMOS device.Type: ApplicationFiled: October 10, 2007Publication date: April 16, 2009Applicant: Texas Instruments IncorporatedInventors: Shashank EKBOTE, Kamel Benaissa, Greg C. Baldwin, Borna Obradovic
-
Publication number: 20090072287Abstract: A semiconductor device includes: a ferroelectric capacitor including a first electrode provided above a substrate, a ferroelectric film provided on the first electrode and a second electrode provided on the ferroelectric film; a hydrogen barrier film that covers a top surface and a side surface of the ferroelectric capacitor; an interlayer dielectric film that covers the ferroelectric capacitor and the substrate; a contact hole that penetrates the interlayer dielectric film and the hydrogen barrier film and exposes the second electrode; a barrier metal that covers a top surface of the second electrode exposed in the contact hole and an inner wall surface of the contact hole and is composed of a conductive material having hydrogen barrier property; and a plug conductive section that is embedded in the contact hole and conductively connects to the barrier metal, wherein the inner wall surface of the contact hole at the hydrogen barrier film includes a concave curved surface facing the interior of the contact hoType: ApplicationFiled: August 15, 2008Publication date: March 19, 2009Applicant: Seiko Epson CorporationInventor: Takafumi Noda
-
Patent number: 7504695Abstract: An SRAM memory cell has at least one memory node and at least one selection transistor, which is electrically connected to the memory node, a first bit line and a first word line. Furthermore, the SRAM memory cell has means for compensating for a leakage current flowing into the SRAM memory cell. The means are designed in such a way that a current corresponding to the leakage current flows into the SRAM memory cell. In one exemplary embodiment, the means are formed as a transistor which is electrically connected to the first bit line and the second memory node, the first memory node being connected to the selection transistor.Type: GrantFiled: May 25, 2005Date of Patent: March 17, 2009Assignee: Infineon Technologies AGInventors: Yannick Martelloni, Thomas Nirschl, Bernhard Wicht
-
Publication number: 20090065874Abstract: A metal supplying an N well voltage is provided in a first metal interconnection layer. The metal is electrically coupled to an active layer provided in an N well region by shared contacts so that the N well voltage is supplied to the N well region. A metal supplying a P well voltage is provided in a third metal interconnection layer. The metal supplying the N well voltage is formed using a metal in the first metal interconnection layer and thus does not require a piling region to the underlayer, and only a piling region to the underlayer of the metal for the P well voltage needs to be secured. Therefore, the length in the Y direction of a power feed cell can be reduced thereby reducing the layout area of the power feed cell.Type: ApplicationFiled: October 22, 2008Publication date: March 12, 2009Applicant: RENESAS TECHNOLOGY CORP.Inventor: Yuichiro Ishii
-
Patent number: 7488639Abstract: In order to provide a semiconductor integrated circuit device such as a high-performance semiconductor integrated circuit device capable of reducing a soft error developed in each memory cell of a SRAM, the surface of a wiring of a cross-connecting portion, of a SRAM memory cell having a pair of n-channel type MISFETs whose gate electrodes and drains are respectively cross-connected, is formed in a shape that protrudes from the surface of a silicon oxide film. A silicon nitride film used as a capacitive insulating film, and an upper electrode are formed on the wiring. A capacitance can be formed of the wiring, the silicon nitride film and the upper electrode.Type: GrantFiled: January 31, 2006Date of Patent: February 10, 2009Assignee: Renesas Technology Corp.Inventors: Akio Nishida, Yasuko Yoshida, Shuji Ikeda
-
Patent number: 7485934Abstract: A semiconductor structure includes a semiconductor substrate having a first device area and a second device area. A gate layer is formed across the first device area and the second device area on the semiconductor substrate, wherein a first portion of the gate layer running across the first device area is doped with impurities of a type different from that of a second portion of the gate layer running across the second device area. A cap layer is formed on the gate layer for protecting the same covered thereunder from forming a silicide structure, having at least one opening at a junction of the first and second portions of the gate layer. A silicide layer is formed on the gate layer that is exposed by the opening for reducing resistance at the junction between the first and second portions.Type: GrantFiled: October 25, 2005Date of Patent: February 3, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Jhon-Jhy Liaw
-
Patent number: 7486543Abstract: In an asymmetrical SRAM device, and a method of manufacturing the same, the asymmetrical SRAM device includes a semiconductor substrate on which a plurality of unit cell regions are defined, and a plurality of active regions formed in each of the unit cell regions of the semiconductor substrate, wherein the active regions of each unit cell region are a mirror image of active regions of an adjacent one of the plurality of unit cell regions with respect to a boundary line between the adjacent unit cell regions.Type: GrantFiled: March 28, 2005Date of Patent: February 3, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-woong Kang, Jong-hyon Ahn
-
Patent number: 7476944Abstract: Static random access memories (SRAMs) include a semiconductor substrate having a buried insulator in a predetermined portion of the semiconductor substrate and a silicon-on-insulator (SOI) region including a semiconductor layer on the buried insulator. A flip-flop circuit is in the SOI region and a pass transistor connected to the flip-flop circuit is on a bulk region of the semiconductor substrate. The bulk region of the semiconductor substrate is a separate region from the SOI region. The flip-flop circuit may include at least two CMOS inverters and the pass transistor may be a plurality of pass transistors.Type: GrantFiled: July 19, 2004Date of Patent: January 13, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Jong-wook Lee
-
Publication number: 20090008707Abstract: An integrated circuit device has a base area defining a longitudinal axis. Four in-line transistors, which are NMOS transistors in exemplary embodiments, are each centered on the longitudinal axis. Two off-set transistors, which are PMOS transistors in exemplary embodiments, are off-set to first and second sides of the longitudinal axis, respectively.Type: ApplicationFiled: July 5, 2007Publication date: January 8, 2009Applicant: Infineon Technologies AGInventor: Thomas Schulz
-
Publication number: 20080308847Abstract: A method of forming an integrated circuit device that includes a plurality of MuGFETs is disclosed. A PMOS fin of a MuGFET is formed on a substrate. The PMOS fin includes a channel of a first surface of a first crystal orientation. A NMOS fin of another MuGFET is formed on the substrate. The NMOS fin includes a channel on the substrate at one of 0° and 90° to the PMOS fin and includes a second surface of a second crystal orientation.Type: ApplicationFiled: June 18, 2007Publication date: December 18, 2008Inventors: Weize XIONG, Cloves Rinn Cleavelin, Angelo Pinto, Rick L. Wise
-
Patent number: 7456481Abstract: A semiconductor device includes a first device region including a plurality of source regions and a plurality of drain regions of first conductivity type transistors, a plurality of loop-shaped gate electrode regions of the first conductivity type transistors, a second device region including a plurality of source regions and a plurality of drain regions of a second conductivity type transistors, a plurality of loop-shaped gate electrode regions of the second conductivity type transistors, a first wiring configured to supply a first voltage to at least one of the source regions of the first device region, a second wiring configured to supply a second voltage to at least one of the source regions of the second device region, and a third wiring electrically coupled to the drain regions of the first and second device regions and to the gate electrode regions of the first and the second conductivity type transistors.Type: GrantFiled: August 1, 2006Date of Patent: November 25, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Inaba, Makoto Fujiwara