Multifunctional Or Programmable (e.g., Universal, Etc.) Patents (Class 326/37)
-
Publication number: 20130293261Abstract: A System on a Chip (SoC) has a first set of switches, each having first terminals for routing SoC signals and a second terminal, and a second set of switches. Each switch of the second set of switches has third terminals for routing signals with the first set of switches, and a fourth terminal. A SoC control module defines a switching configuration, and includes a first memory portion for storing a first switching protocol for the first set of switches. This defines, for a switch of the first set of switches, an electrical path between one of the first terminals and the second terminal. A second memory portion stores a second switching protocol for the second set of switches, and defines, for a switch of the second set of switches, an electrical path between one of the third terminals and the fourth terminal.Type: ApplicationFiled: September 9, 2012Publication date: November 7, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Mingqin Xie, Shayan Zhang
-
Patent number: 8575957Abstract: Method and circuitry for implementing high speed multiple-data-rate interface architectures for programmable logic devices. The invention partitions I/O pins and their corresponding registers into independent multiple-data rate I/O modules each having at least one pin dedicated to the strobe signal DQS and others to DQ data signals. The modular architecture facilitates pin migration from one generation of PLDs to the next larger generation.Type: GrantFiled: December 13, 2011Date of Patent: November 5, 2013Assignee: Altera CorporationInventors: Philip Pan, Chiakang Sung, Joseph Huang, Yan Chong, Bonnie I. Wang
-
Patent number: 8566616Abstract: Use of an electronic design in a configurable device is controlled by a secure device. The configurable device includes an authorization code generator having a sequence generator and an encryption core implementing an encryption algorithm. The secure device uses the same sequence generator and encryption core in its own authorization code generator. The sequence generators in the configurable device and secure device generate identical streams of values that are encrypted using the encryption algorithm. The encrypted values are compared in the configurable device by a comparator. When the streams of encrypted values are not identical, the electronic design is prevented from operating. Where the period of the sequence generated by the sequence generators is long, such as 264, the output of the encryption cores will contain that many different encrypted values, a substantial amount of highly randomized output used as authorization code for the protection of the electronic design.Type: GrantFiled: September 10, 2004Date of Patent: October 22, 2013Assignee: Altera CorporationInventor: Martin Langhammer
-
Patent number: 8549463Abstract: A die expansion bus efficiently couples a supplemental portion of a processing system to an original portion of the processing system on a die. The die expansion bus couples bus subsystems of the supplemental portion of the processing system to the bus subsystems of the original portion of the processing system. The original portion of the processing system is arranged to control the data resources of the supplemental portion of the processing system by accessing memory mapped control registers associated with the bus subsystems of the supplemental portion of the processing system.Type: GrantFiled: September 29, 2011Date of Patent: October 1, 2013Assignee: Texas Instruments IncorporatedInventor: Agarwala Sanjive
-
Patent number: 8543956Abstract: A semiconductor integrated circuit and a pattern lay-outing method for the same are disclosed, which can suppress bending or partial drop-out of a dummy pattern even when a mechanical stress acts on the dummy pattern in CMP. The semiconductor integrated circuit includes predetermined functional areas and a dummy pattern formed in a space area. The space area is positioned between predetermined functional areas. The dummy pattern includes a first metal portion formed in the shape of a frame and defining an outer edge of the dummy pattern, a second metal portion positioned on an inner periphery side of the first metal portion and formed so as to be continuous with the first metal portion, and a plurality of non-forming areas positioned in an area where the second metal portion is not formed on the inner periphery side of the first metal portion.Type: GrantFiled: April 8, 2011Date of Patent: September 24, 2013Assignee: Renesas Electronics CorporationInventor: Kazuya Kamon
-
Publication number: 20130241593Abstract: Specific logic gates for Q-gating are selected by determining the minimum leakage state for a circuit design and then selecting logic gates that hold the circuit design in its lowest leakage state. Depending on the input desired to implement the minimum leakage state, the gate may be selected as a NOR or OR gate. Q-gating that is implemented with gates chosen to implement the minimum leakage state may be enabled during selected operating modes. The minimum leakage state of a circuit can be determined with an automatic test pattern generation (ATPG) tool.Type: ApplicationFiled: May 6, 2013Publication date: September 19, 2013Applicant: QUALCOMM IncorporatedInventors: Rajamani Sethuram, Karim Arabi
-
Publication number: 20130234756Abstract: A hybrid IO cell for use with controlled collapse chip connection, wirebond core limited, wirebond IO limited, and wirebond inline chip designs is provided. A method of designing the hybrid IO cell includes designating a technology, determining a minimum pad width of the technology, and determining a minimum pad spacing of the technology. The method also includes determining a width of the hybrid IO cell based on the minimum pad width and the minimum pad spacing, setting a length of the hybrid IO cell equal to the determined width, and storing a definition of the IO cell in a library stored on a computer useable storage medium.Type: ApplicationFiled: March 9, 2012Publication date: September 12, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chris J. REBEOR, Rohit SHETTY
-
Patent number: 8519741Abstract: Approaches for operating a programmable integrated circuit (IC) are disclosed. One configuration bitstream of two or more configuration bitstreams is selected. Each configuration bitstream implements a functionally equivalent circuit on the programmable IC and programs a respective subset of pass gates of the programmable IC. Each subset of pass gates programmed by the configuration bitstreams is disjoint from each other subset of pass gates. The programmable IC, which is defect-free, is configured with the selected configuration bitstream. The defect-free programmable IC is then operated for a period of time. The selecting, configuring and operating are repeated, and for successive selecting operations, different ones of the configuration bitstreams are selected.Type: GrantFiled: July 6, 2012Date of Patent: August 27, 2013Assignee: Xilinx, Inc.Inventors: James Karp, Michael J. Hart
-
Patent number: 8516433Abstract: An improved approach is described for analyzing and estimating products having arrays of uncommitted logic, and matching these products to electronic designs. The approach can be applied to any type of product that include arrays of uncommitted logic, such as gate arrays and field programmable gate arrays. An approach is described for performing memory mapping in the context of selecting an electronic product having an array of uncommitted logic.Type: GrantFiled: June 25, 2010Date of Patent: August 20, 2013Assignee: Cadence Design Systems, Inc.Inventors: Thaddeus Clay McCracken, Miles P McGowan
-
Patent number: 8504950Abstract: Disclosed herein is an ASIC having a base array of function blocks. Each function block includes a plurality of primitive cells. Each primitive cell is defined by a component from a standard cell library. The base array is prefabricated for use later with a custom circuit design.Type: GrantFiled: July 23, 2010Date of Patent: August 6, 2013Assignee: Otrsotech, Limited Liability CompanyInventor: Eric Dellinger
-
Patent number: 8502555Abstract: According to an embodiment, a method of preventing the alteration of a stored data value is disclosed. The method comprises coupling a first electronic fuse to an output control circuit; coupling a second electronic fuse to the output control circuit; decoding the states of the first electronic fuse and the second electronic fuse after a first processing step to generate a first decoded state; and decoding the states of the first electronic fuse and the second electronic fuse after a second processing step to generate a second decoded state different from the first decoded state; wherein the output control circuit maintains the second decoded state after an attempt to alter a state of an electronic fuse of the first electronic fuse and the second electronic fuse. A circuit for preventing the alteration of a stored data value is also described.Type: GrantFiled: June 28, 2012Date of Patent: August 6, 2013Assignee: Xilinx, Inc.Inventors: Edward S. Peterson, James B. Anderson, James Wesselkamper
-
Patent number: 8489901Abstract: Provided is a data acquisition module. The data acquisition module includes a memory and a controller. The controller includes an encryption module configured to encrypt information written to the memory using a key included in the controller. The key is unique to the controller. Also provided is a method for processing identification information. The method includes encrypting information with a key included in a controller and storing the encrypted information. The key is unique to the controller.Type: GrantFiled: May 5, 2008Date of Patent: July 16, 2013Assignee: Sonavation, Inc.Inventor: John Boudreaux
-
Patent number: 8479124Abstract: A graphical user interface (GUI) used to program complex hardware elements is provided that allows a variety of files to be used to control subsequent content displayed by the GUI. The control includes dynamic updating of actual GUI elements, as well as rule checking based upon data entered into the GUI. Configuration, rule, and GUI files can be used to control the eventual programming of the complex hardware elements. Graphical metaphors are established to enable the viewing of performance information and using that information to control the programming of the complex hardware elements.Type: GrantFiled: February 14, 2007Date of Patent: July 2, 2013Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Brian L. Forsse
-
Patent number: 8458627Abstract: An object of the present invention is to reduce processing time and manufacturing cost for a semiconductor device including a logic circuit. To accomplish the above object, an area (114) for forming a logic circuit includes a first area (114b, 170) which is subjected to optical proximity correction with predetermined accuracy, and a second area (114a, 180) which is subjected to optical proximity correction with accuracy lower than said predetermined accuracy. Especially, the first area (114b, 170) includes a gate interconnection line (172) which acts as a transistor, and the second area (114a, 180) includes a dummy layout pattern (182) which does not act as a transistor.Type: GrantFiled: December 21, 2011Date of Patent: June 4, 2013Assignee: Renesas Electronics CorporationInventors: Hironobu Taoka, Yusaku Ono
-
Publication number: 20130120021Abstract: An apparatus comprises a first integrated circuit (IC) die, and a second IC die stacked on the first IC die. The first and second IC dies are operational independently of each other. Each respective one of the first and second IC dies has: at least one circuit for performing a function; an operation block coupled to selectively disconnect the circuit from power; and an output enable block coupled to selectively connect the circuit to at least one data bus.Type: ApplicationFiled: November 14, 2011Publication date: May 16, 2013Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Shyh-An CHI
-
Patent number: 8438518Abstract: A device comprises a analysis section for detecting hold errors according to data including the values of the input and output nodes of the FF circuit, and identifying the node in which a hold error has occurred, a determining section for determining insertion of the trailing edge FF or the buffer into hold error sections on the basis of the results of the analysis by the analysis section, a FF insertion section for inserting the FF into a hold error section subjected to position determination so as to insert the trailing edge FF, and connecting a clock line to the FF based on the results of the determining section, and a buffer insertion section for inserting the buffer into the hold error section subjected to the position determination so as to insert the FF based on the results of data of the determining section.Type: GrantFiled: February 19, 2010Date of Patent: May 7, 2013Assignee: NEC CorporationInventor: Yuichi Nakamura
-
Patent number: 8433831Abstract: The present invention relates to a method for programming a safety-oriented programmable logic controller (10) which is connectable to a device (3) which performs a device-integrated safety function and may be activated using predetermined, first data (100), in which case the programmable logic controller (10) is equipped with at least one first program part (1, 1?) for providing second data (200) for activating the device-integrated safety function, and with a second program part (2) for automatically converting the second data (200) into the first data (100); the present invention also relates to a related router function block (2) for a PLC (10).Type: GrantFiled: November 30, 2009Date of Patent: April 30, 2013Assignee: Robert Bosch GmbHInventors: Jochen Ost, Michael Muehlbauer, Michael Seubert, Stephan Schultze
-
Patent number: 8429471Abstract: An apparatus for precluding the use of extended JTAG operations, including a JTAG control chain, a feature fuse, a level sensor, an access controller, and a blow controller. The JTAG control chain enables/disables the extended JTAG operations. The feature fuse indicates whether the extended JTAG features are to be disabled. The level sensor monitors an external voltage signal, and indicates that the external voltage signal is at a legal level. The access controller determines if the feature fuse is blown, and directs the JTAG control chain to disable the extended JTAG operations if the feature fuse is blown, and directs the JTAG control chain to disable the extended JTAG operations if the external voltage signal is at an illegal level regardless of whether the feature fuse is blown. The blow controller receives a voltage, and blows a selected fuse within a fuse array responsive to a valve of the voltage.Type: GrantFiled: June 25, 2010Date of Patent: April 23, 2013Assignee: VIA Technologies, Inc.Inventors: G. Glenn Henry, Dinesh K. Jain
-
Patent number: 8417930Abstract: A modular integrated circuit includes a hub module that is coupled to a plurality of spoke modules via a plurality of hub interfaces. A memory module stores hub software and hub data and configuration data. The hub software operates in accordance with a memory map that includes a plurality of first reserved blocks corresponding to memory reserved for the plurality of spoke modules, and at least one second reserved block corresponding to memory reserved for at least one optional spoke module. The plurality of first reserved blocks are activated based on the configuration data and the at least one second reserved block is deactivated based on the configuration data.Type: GrantFiled: April 26, 2010Date of Patent: April 9, 2013Assignee: Broadcom CorporationInventors: Lawrence J. Madar, III, Mark N. Fullerton, Bhupesh Kharwa
-
Patent number: 8373437Abstract: A look-up table circuit according to an embodiment includes: a variable resistance circuit including variable resistance devices and selecting a variable resistance device from the variable resistance devices based on an input signal; a reference circuit having a resistance value between the largest resistance value and the smallest resistance value of the variable resistance circuit; a first n-channel MOSFET including a source connected to a terminal of the variable resistance circuit and a gate connected to a drain; a second n-channel MOSFET including a source connected to a terminal of the reference circuit and a gate connected to the gate of the first n-channel MOSFET; a first current supply circuit to supply a current to the variable resistance circuit; a second current supply circuit to supply a current to the reference circuit; and a comparator comparing voltages at a first input terminal and a second input terminal.Type: GrantFiled: September 21, 2011Date of Patent: February 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hideyuki Sugiyama, Tetsufumi Tanamoto, Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Yoshiaki Saito
-
Patent number: 8373438Abstract: Semiconductor industry seeks to replace traditional volatile logic and memory devices with the improved nonvolatile devices. The increased demand for a significantly advanced, efficient, and nonvolatile data retention technique has driven the development of magnetic tunnel junctions (MTJs) employing a giant magneto-resistance (GMR). The present application relates to nonvolatile logic circuits with integrated MTJs and, in particular, concerns a nonvolatile spin dependent logic device that may be integrated with conventional semiconductor-based logic devices to construct the nonvolatile logic circuits performing NOT, NOR, NAND and other logic functions.Type: GrantFiled: October 27, 2011Date of Patent: February 12, 2013Inventor: Alexander Mikhailovich Shukh
-
Patent number: 8352651Abstract: Certain exemplary embodiments can provide a system, which can comprise a signal interface that is adapted to transmit a signal between a programmable logic controller and an Input/Output (I/O) module. The programmable logic controller can be communicatively coupled to the I/O module via an opto-coupler, which can be adapted to electrically isolate the programmable logic controller from the I/O module.Type: GrantFiled: June 11, 2008Date of Patent: January 8, 2013Assignee: Siemens AktiengesellschaftInventor: Steven Perry Parfitt
-
Publication number: 20130002292Abstract: A reconfigurable integrated circuit device includes plural processing elements each including an arithmetic circuit, and being configured in any computing state based on the configuration data; and an inter-processing element network which connects the processing elements in any state based on the configuration data. And the processing element inputs an input valid signal and an input data signal, and outputs an output valid signal and an output data signal, and includes an input data holding register, an arithmetic processing circuit, and an output data holding register which holds the computing result data, and when the configuration is updated by configuration data which makes a hold mode valid, regardless of the input valid signal, valid or invalid, the input data holding register holds the input data signal upon the update and the arithmetic processing circuit performs computing processing on the input data signal held in the input data holding register.Type: ApplicationFiled: April 27, 2012Publication date: January 3, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Hayato HIGUCHI, Takashi Hanai
-
Patent number: 8341472Abstract: An apparatus in an integrated circuit for precluding the use of extended JTAG operations. The apparatus has a JTAG control chain, a feature fuse, a level sensor, and an access controller. The JTAG control chain is configured to enable/disable the extended JTAG operations. The feature fuse is configured to indicate whether the extended JTAG features are to be disabled. The level sensor is configured to monitor an external voltage signal, and configured to indicate that the external voltage signal is at an illegal level. The access controller is coupled to the feature fuse, the level sensor, and the JTAG control chain, and is configured to determine if the feature fuse is blown, and is configured to direct the JTAG control chain to disable the extended JTAG operations if the external voltage signal is at an illegal level regardless of whether the feature fuse is blown.Type: GrantFiled: June 25, 2010Date of Patent: December 25, 2012Assignee: VIA Technologies, Inc.Inventors: G. Glenn Henry, Dinesh K. Jain
-
Patent number: 8341580Abstract: A routing fabric using multiple levels of switching networks along with associated routing matrices to allow a more uniform and shorter interconnection or routing path among logic modules or routing modules compared with those in the conventional designs. The resulting routing fabric can be used in electronic devices, such as switching networks, routers, and programmable logic circuits, etc.Type: GrantFiled: September 28, 2009Date of Patent: December 25, 2012Assignee: Advantage Logic, Inc.Inventors: Peter M Pani, Benjamin S. Ting
-
Patent number: 8331135Abstract: A chain of field coupled nanomagnets includes at least one elements having substantially different anisotropy energy from that of the other nanomagnets. A signal can propagate from a first input nanomagnet having a relatively high anisotropy energy through the chain to an output nanomagnet. The output nanomagnet may have a relatively lower anisotropy energy than the other nanomagnets. Signal flow direction thus can be controlled. The higher anisotropy energy nanomagnet may be attained by use of a ferromagnet material having a higher anisotropy constant and/or configured with a larger volume than the other elements. The lower anisotropy energy magnet may be attained by use of a ferromagnet material having a lower anisotropy constant and/or configured with a smaller volume than the other elements. Logic signal flow control can also be attained making use of three dimensional geometries of nanomagnets with two different orientations.Type: GrantFiled: December 22, 2009Date of Patent: December 11, 2012Assignee: Globalfoundries Inc.Inventors: An Chen, Zoran Krivokapic
-
Patent number: 8331521Abstract: According to an embodiment, a digital process type monitor device includes a plurality of modules and a mother board connected to each of the modules. Each module includes: a base board connected to a connector and having an FPGA for main control and an IPGA for sub board control mounted thereon; and a sub board for a main-machine I/F process, having an FPGA for an I/F process mounted hereon. Each sub board has storage devices for storing man-machine I/F information on the sub board. Each of the FPGA writes transmission data into a predetermined region of a transmission area and has a common transmission protocol to share the transmission data between the respective modules.Type: GrantFiled: December 1, 2010Date of Patent: December 11, 2012Assignee: Kabushiki KaishaInventors: Masataka Yanagisawa, Toshifumi Sato
-
Publication number: 20120299620Abstract: A logic device is described. The logic device includes magnetic input/channel regions, magnetic sensor region(s), and sensor(s) coupled with the magnetic sensor region(s). Each magnetic input/channel region is magnetically biased in a first direction. The magnetic sensor region(s) are magnetically biased in a second direction different from the first direction such that domain wall(s) reside in the magnetic input/channel regions if the logic device is in a quiescent state. The sensor(s) output a signal based on a magnetic state of the magnetic sensor region(s). The input/channel regions and the magnetic sensor region(s) are configured such that the domain wall(s) may move into the magnetic sensor region(s) in response to a logic signal being provided to the magnetic input region(s). The magnetic input/channel region(s) include FexCoyNizM1q1M2q2, with x+y+z+q1+q2=1, x, y, z, q1, q2 at least zero and M1 and M2 being nonmagnetic.Type: ApplicationFiled: July 30, 2012Publication date: November 29, 2012Inventors: Dmytro Apalkov, David Druist
-
Patent number: 8310301Abstract: An apparatus comprises at least one input connection, at least one output connection, at least one control connection, a voltage converter circuit having an input coupled to the control connection and an output, wherein the voltage converter circuit is configured to provide a voltage at its output that is greater than a voltage present at its input, and at least one switch circuit coupled to the input connection, the output connection, and the output of the voltage converter circuit. The switch circuit passes a signal received at the input to the output when the switch circuit is activated by the voltage converter output. Power to the voltage converter circuit is provided via the control connection, and power to the switch circuit is provided via the output of the voltage converter circuit.Type: GrantFiled: February 25, 2010Date of Patent: November 13, 2012Assignee: Fairchild Semiconductor CorporationInventor: Erik Maier
-
Patent number: 8299559Abstract: An analog portion of a mixed-mode integrated circuit system includes a plurality of analog input cells, a plurality of analog output cells, and an interconnect array. The input cells are, configured to program analog functions. The output cells are configured to provide Analog and digital outputs corresponding to the programmed analog functions. The interconnect array processes the programmed analog functions into signals indicative of the analog functions. The interconnect array selectively provides the signals to the plurality of analog output cells.Type: GrantFiled: June 27, 2006Date of Patent: October 30, 2012Inventor: Hagop Nazarian
-
Publication number: 20120268163Abstract: A processor includes a RISC CPU core; and a plurality of peripherals including one or more configurable logic cell peripherals. The configurable logic cell peripheral may be configured to allow real-time software access to internal configuration and signals paths of the processor. The configurable logic cell peripheral may have real-time configuration control.Type: ApplicationFiled: April 18, 2012Publication date: October 25, 2012Inventors: Kevin Lee Kilzer, Sean Steedman, Jerrold S. Zdenek, Vivien N. Delport, Zeke Lundstrum, Fanie Duvenhage
-
Publication number: 20120268162Abstract: An integrated circuit device, in accordance with embodiments as claimed includes a central processing core; and a plurality of peripherals operably coupled to the RISC CPU core. In some embodiments, the plurality of peripherals include at least one configurable logic cell peripheral having more inputs than input-output connections on the integrated circuit device. In some embodiments, the inputs include one or more inputs from one or more integrated circuit subsystems.Type: ApplicationFiled: April 18, 2012Publication date: October 25, 2012Inventors: Kevin Lee Kilzer, Sean Steedman, Jerrold S. Zdenek, Vivien N. Delport, Zeke Lundstrum, Fanie Duvenhage
-
Patent number: 8283944Abstract: In the electronic circuit device with stacked plural components of the same function, this invention enables to select an arbitrary component among plural components by a control element, without setting pre-determined identification information in each component. By installing a sequential logic circuit in each component, and changing a state of the sequential logic circuit by control data transmitted from the component stacked in a preceding stage or the control element, the state of the controlled component is set to a state that accepts a selection made by the control element.Type: GrantFiled: June 24, 2009Date of Patent: October 9, 2012Assignee: Keio UniversityInventor: Tadahiro Kuroda
-
Patent number: 8269552Abstract: An apparatus comprises at least one input connection, at least one output connection, and at least one control connection, and at least one switch circuit coupled to the input, the output, and the control connections. The switch circuit passes a signal received at the input to the output when the switch circuit is activated by a control signal received at the control connection. Power to the switch circuit is provided via the control connection.Type: GrantFiled: February 25, 2010Date of Patent: September 18, 2012Assignee: Fairchild Semiconductor CorporationInventor: Erik Maier
-
Patent number: 8266198Abstract: A specialized processing block for a programmable logic device includes circuitry for performing multiplications and sums thereof, as well as circuitry for rounding the result. The rounding circuitry can selectably perform round-to-nearest and round-to-nearest-even operations. In addition, the bit position at which rounding occurs is preferably selectable. The specialized processing block preferably also includes saturation circuitry to prevent overflows and underflows, and the bit position at which saturation occurs also preferably is selectable. The selectability of both the rounding and saturation positions provides control of the output data word width. The rounding and saturation circuitry may be selectably located in different positions based on timing needs. Similarly, rounding may be speeded up using a look-ahead mode in which both rounded and unrounded results are computed in parallel, with the rounding logic selecting between those results.Type: GrantFiled: June 5, 2006Date of Patent: September 11, 2012Assignee: Altera CorporationInventors: Kwan Yee Martin Lee, Martin Langhammer, Yi-Wen Lin, Triet M. Nguyen
-
Patent number: 8250010Abstract: According to embodiments of the invention, a system, method and computer program product producing spike-dependent plasticity in an artificial synapse.Type: GrantFiled: May 21, 2009Date of Patent: August 21, 2012Assignee: International Business Machines CorporationInventors: Dharmendra Shantilal Modha, Rohit Sudhir Shenoy
-
Patent number: 8248100Abstract: A method and system for providing a logic device are described. The logic device includes a plurality of magnetic input/channel regions, at least one magnetic sensor region, and at least one sensor coupled with the at least one magnetic sensor region. Each of the magnetic input/channel regions is magnetically biased in a first direction. The magnetic sensor region(s) are magnetically biased in a second direction different from the first direction such that at least one domain wall resides in the magnetic input/channel regions if the logic device is in a quiescent state. The sensor(s) output a signal based on a magnetic state of the magnetic sensor region(s). The input/channel regions and the magnetic sensor region(s) are configured such that the domain wall(s) may move into the magnetic sensor region(s) in response to a logic signal being provided to at least a portion of the magnetic input regions.Type: GrantFiled: April 19, 2011Date of Patent: August 21, 2012Assignee: Grandis, Inc.Inventors: Dmytro Apalkov, David Druist
-
Patent number: 8242806Abstract: Systems and methods for managing a write operation are described. The systems include a logic element (LE) including an N-input look-up table (LUT) having a configurable random access memory (CRAM) including 2N memory cells. The systems further include a write address decoder coupled to the LE and a write address hard logic register that stores an address of one of the memory cells. N is an integer. The hard logic register removes a dependency of a timing relationship between a write address launch and a write to the CRAM on a design of an integrated circuit.Type: GrantFiled: July 1, 2010Date of Patent: August 14, 2012Assignee: Altera CorporationInventors: David Cashman, David Lewis, Lu Zhou
-
Patent number: 8242800Abstract: An apparatus in an integrated circuit for re-enabling the use of precluded extended JTAG operations. The apparatus includes a JTAG control chain, a feature fuse, a machine specific register, and an access controller. The JTAG control chain is configured to enable/disable the extended JTAG operations. The feature fuse is configured to indicate whether the extended JTAG features are to be disabled. The machine specific register is configured to store a value therein. The access controller is coupled to the feature fuse, the machine specific register, and the JTAG control chain, and is configured to determine that the feature fuse is blown, and is configured to direct the JTAG control chain to enable the precluded extended JTAG operations if the value matches an override value within the access controller during a period that the value is stored within the machine specific register.Type: GrantFiled: June 25, 2010Date of Patent: August 14, 2012Assignee: VIA Technologies, Inc.Inventors: G. Glenn Henry, Dinesh K. Jain
-
Publication number: 20120176153Abstract: In one general aspect, a data collection system for a circuit under test implemented as an integrated circuit or using a programmable logic device is disclosed. It comprises a configurable selection network connected to debug nodes of the circuit. The selection network can be reconfigured after implementation of the circuit to route data from selectable debug nodes in the circuit under test to a controller to allow analysis of the circuit. The data collection system can further comprise a configurable data packer. A method of use of the system associates data from the debug nodes with individual debug nodes of the circuit based on a configuration of the configurable selection network or that of the configurable data packer or both. The method and system of the invention allows for efficient data collection from different sets of debug nodes without having to re-implement the circuit.Type: ApplicationFiled: January 5, 2012Publication date: July 12, 2012Applicant: TEKTRONIX, INC.Inventors: Bradley R. QUINTON, Andrew M. HUGHES, Steven J.E. WILTON
-
Publication number: 20120176154Abstract: Illustrative embodiments of all-spin logic devices, circuits, and methods are disclosed. In one embodiment, an all-spin logic device may include a first nanomagnet, a second nanomagnet, and a spin-coherent channel extending between the first and second nanomagnets. The spin-coherent channel may be configured to conduct a spin current from the first nanomagnet to the second nanomagnet to determine a state of the second nanomagnet in response to a state of the first nanomagnet.Type: ApplicationFiled: January 6, 2012Publication date: July 12, 2012Inventors: Behtash Behin-Aein, Srikant Srinivasan, Angik Sarkar, Supriyo Datta, Sayeef Salahuddin
-
Publication number: 20120140571Abstract: An electronically scannable multiplexing device is capable of addressing multiple bits within a volatile or non-volatile memory cell. The multiplexing device generates an electronically scannable conducting channel with two oppositely formed depletion regions. The depletion width of each depletion region is controlled by a voltage applied to a respective control gate at each end of the multiplexing device. The present multi-bit addressing technique allows, for example, 10 to 100 bits of data to be accessed or addressed at a single node. The present invention can also be used to build a programmable nanoscale logic array or for randomly accessing a nanoscale sensor array.Type: ApplicationFiled: February 16, 2012Publication date: June 7, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hemantha Kumar WICKRAMASINGHE, Kailash GOPALAKRISHNAN
-
Patent number: 8195857Abstract: The invention relates to coupling devices, a system comprising a coupling device and a method for use in a system comprising a coupling device. In accordance with an aspect of the invention, there is provided a coupling device for serial communication comprising a first slave having daisy chain capability and being configured to be coupled to and communicate with a first master, a second slave configured to be coupled to and communicate with a second master, and at least one buffer enabling data exchange between the first slave and the second slave, even if the first slave and the second slave are driven by different clocks.Type: GrantFiled: December 18, 2009Date of Patent: June 5, 2012Assignee: Infineon Technologies AGInventor: Jens Barrenscheen
-
Publication number: 20120098569Abstract: Hardened programmable logic devices are provided with programmable circuitry. The programmable circuitry may be hardwired to implement a custom logic circuit. Generic fabrication masks may be used to form the programmable circuitry and may be used in manufacturing a product family of hardened programmable logic devices, each of which may implement a different custom logic circuit. Custom fabrication masks may be used to hardwire the programmable circuitry to implement a specific custom logic circuit. The programmable circuitry may be hardwired in such a way that signal timing characteristics of a hardened programmable logic device that implements a custom logic circuit may match the signal timing characteristics of a programmable logic device that implements the same custom logic circuit using configuration data.Type: ApplicationFiled: December 28, 2011Publication date: April 26, 2012Inventors: Andy L. Lee, Jeffrey T. Watt
-
Patent number: 8149012Abstract: A method is provided for intentionally permanently disabling a target device. The target device comprises an integrated circuit having one or more electronic devices, where the target device is disabled by destroying at least one or more electronic devices. The method comprises charging at least one capacitor in an integrated circuit disabling device, detecting when at least one capacitor is charged, and selecting at least one target signal path associated with the target device for disabling. The method further includes connecting the integrated circuit disabling device to the target signal path and rapidly discharging at least one capacitor to the selected target signal path. The discharging step may apply a high energy impulse to destroy the one or more electronic devices of the target device.Type: GrantFiled: September 24, 2010Date of Patent: April 3, 2012Assignee: SMART Storage Systems, Inc.Inventors: Robert Lazaravich, Hugh Littlebury, Robert William Ellis
-
Patent number: 8151237Abstract: The present invention is directed to methods for disabling unused IO resources in a platform-based integrated circuit. A slice is received from a vendor. The slice includes an IO circuit unused by a customer. The IO circuit is disabled. For example, when the IO circuit is desired to be tied to a power source, a primary input/output pin of the IO circuit is shorted to a power bus of the IO circuit. When the IO circuit is desired to be tied to a ground source, a primary input/output pin of the IO circuit is shorted to a ground bus of the IO circuit. When the IO circuit is desired to be left floated, a primary input/output pin of the IO circuit is not connected to any bonding pad cell of the slice. Next, the IO circuit is removed from the customer's logic design netlist. The IO circuit is inserted in the vendor's physical design database.Type: GrantFiled: August 22, 2008Date of Patent: April 3, 2012Assignee: LSI CorporationInventors: Anwar Ali, Julie Beatty, Kalyan Doddapaneni
-
Patent number: 8145812Abstract: A programmable system includes programmable analog and digital components that, when configured by a processing device, implement a line driver to transmit differential signals over multiple drive lines and a line receiver to receive differential signals over multiple receive lines. A system includes a line receiver to receive differential signals from receive lines with multiple input pads and to convert the differential signals into a single-ended signal. The system further includes a digital communication device to receive the single-ended signal from the line receiver and extract received data from the single-ended signal. The system includes a line driver to receive transmission data from the digital communication device, convert the transmission data into differential signals, and provide the differential signals to multiple output pads for transmission over drive lines.Type: GrantFiled: July 24, 2009Date of Patent: March 27, 2012Inventors: Gaurang Kavaiya, Rick Harding, Mark Ainsworth
-
Patent number: 8138787Abstract: A circuit can include a module having signal pads that are configurable to route signals between the circuit and at least one external device. The module can also have unused pads that are interleaved between the signal pads. A circuit can include a module having signal pads that are configurable to route varying signals between the circuit and at least one external device. The module can also have voltage pads that are configurable to route substantially constant voltages between at least one external device and the circuit. The signal pads can be interleaved between the voltage pads. A module with one or more of these features can achieve ideal performance in both wire bond and flip chip packages with the flexibility of setting a different input/output utilization percentage within the module.Type: GrantFiled: July 13, 2008Date of Patent: March 20, 2012Assignee: Altera CorporationInventors: Guu Lin, Yen-Fu Lin, Stephanie T. Tran, Pooyan Khoshkhoo
-
Patent number: 8138797Abstract: Asymmetric transistors such as asymmetric pass transistors may be formed on an integrated circuit. The asymmetric transistors may have gate structures. Symmetric pocket implants may be formed in source-drains on opposing sides of each transistor gate structure. Selective heating may be used to asymmetrically diffuse the implants. Selective heating may be implemented by patterning the gate structures on a semiconductor substrate so that the spacing between adjacent gate structures varies. A given gate structure may be located between first and second adjacent gate structures spaced at different respective distances from the given gate structure. A larger gate structure spacing leads to a greater substrate temperature rise than a smaller gate structure spacing. The pocket implant diffuses more in portions of the substrate with the greater temperature rise, producing asymmetric transistors.Type: GrantFiled: May 28, 2010Date of Patent: March 20, 2012Assignee: Altera CorporationInventors: Jun Liu, Albert Ratnakumar, Mark T. Chan, Irfan Rahim
-
Patent number: RE43378Abstract: A method for mapping an electronic digital circuit to a Look Up table (LUT) based Programmable Logic Deviceoperates by selecting an unmapped or partially mapped LUT, and identifying a group of circuit elements for mapping on the selected LUT based on the available capacity of the selected LUT and the mapping constraints. The identified circuit elements are mapped onto the selected LUT. The identification of circuit elements and mapping is carried out while taking into consideration the Cascade Logic associated with the selected LUT. The process continues until all circuit elements have been mapped. The group of circuit elements is mapped to the cascade logic prior to mapping on the LUTs. Conversely, the cascade logic is incorporated only after all circuit elements have initially been mapped onto LUTs or some elements remain unmapped after all LUTs have been utilized. The mapping constraints include timing, placement, and size constraints.Type: GrantFiled: October 17, 2008Date of Patent: May 8, 2012Assignee: Sicronic Remote KG, LLCInventor: Sunil Kumar Sharma