Logic Level Shifting (i.e., Interface Between Devices Of Different Logic Families) Patents (Class 326/63)
-
Patent number: 9606175Abstract: Systems and methods may provide for a debug tool including a debug port and a controller including logic to send, via the debug port, a debug mode request to an external port of a target device. Additionally, the target device may include a connector having the external port and a port controller coupled to the external port, wherein the port controller includes logic to detect the debug mode request via the external port, activate a program path between the external port and the port controller in response to the debug mode request, and process one or more commands received via the program path. In one example, the target device further includes a multiplexer coupled to the external port and the port controller, wherein the logic is to send a routing signal to the multiplexer to activate the program path.Type: GrantFiled: December 26, 2014Date of Patent: March 28, 2017Assignee: Intel CorporationInventors: James R. Trethewey, Peter S. Adamson, John J. Valavi, Anantha Narayanan, Kandasubramaniam K. Palanisamy, Ihab W. Saad
-
Patent number: 9515657Abstract: Systems and methods are provided for a receiver device for receiving data signals from devices of disparate types. An amplifier is configured to receive a voltage reference signal and a data signal, the data signal being received from a device, the amplifier being configured to output an output signal based on a comparison of the data signal to the voltage reference signal. A voltage reference level shifter is configured to selectively level shift the voltage reference signal supplied to the amplifier based on a type of device with which the receiver is communicating. A data signal level shifter is configured to selectively level shift the data signal supplied to the amplifier based on the type of device with which the receiver is communicating.Type: GrantFiled: May 23, 2014Date of Patent: December 6, 2016Assignee: MARVELL ISRAEL (M.I.S.L) LTD.Inventors: Reuven Ecker, Basma Abd-elrazek
-
Patent number: 9479154Abstract: A semiconductor integrated circuit includes a power supply switch circuit which uses a PMOS transistor and an NMOS transistor to select a first power supply voltage applied to a first power supply input terminal or a second power supply voltage applied to a second power supply input terminal, and output the selected voltage as a power supply voltage to a third power supply output terminal, a first switch control circuit connected to the gate of the PMOS transistor, and a second switch control circuit connected to the gate of the NMOS transistor.Type: GrantFiled: February 26, 2015Date of Patent: October 25, 2016Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Daisuke Matsuoka, Masahiro Gion, Shiro Usami
-
Patent number: 9337776Abstract: The present invention discloses a level-shifting circuit to provide an initial stage to a differential amplifier circuit, a differential amplifier circuit, and a method of operating same. An example level-shifting circuit includes a first transistor and a second transistor to receive a first differential amplifier input. The first transistor has a drain receiving a power input, and the second transistor has a drain coupled to a source of the first transistor and a source coupled to a biased tail circuit. The example level-shifting circuit further includes a third transistor and a fourth transistor to receive a second differential amplifier input. The third transistor has a drain receiving a power input and the fourth transistor has a drain coupled to a source of the third transistor and a source coupled to the biased tail circuit. Other examples, methods, and apparatuses are described herein.Type: GrantFiled: December 23, 2014Date of Patent: May 10, 2016Assignee: Micron Technology, Inc.Inventors: Feng Pan, Ramin Ghodsi
-
Patent number: 9331865Abstract: Various aspects are directed to communications, as may be implemented in an automotive network. An input transistor has a gate coupled to an input port and to a voltage-limiting circuit, connected between the gate and a power rail. The voltage-limiting circuit presents a voltage to the gate corresponding to a voltage on the input port and less than the supply voltage level, and clamps a gate-source voltage of the transistor. In a power-saving mode, current is blocked on the current path when the input port is at the supply or ground voltage levels. When the input port transitions away from the threshold voltage, the apparatus transitions to a wake-up mode in which current is no longer blocked in the current path and in which a wake-up signal is provided based on the voltage at the input port and a bias voltage.Type: GrantFiled: December 3, 2013Date of Patent: May 3, 2016Assignee: NXP B.V.Inventor: Clemens Gerhardus Johannes de Haas
-
Patent number: 9331516Abstract: A single power supply level shifter has first and second inverters in tandem that invert an input signal from a first voltage domain and provide a first inverted signal and an output signal in a second voltage domain. A charging control circuit charges a capacitor towards the second voltage when the input signal is high, and conducts a discharge current from the capacitor during a transition of the input signal from high to low to accelerate a corresponding transition of the first inverted signal from low to high. A third inverter controls a current reduction transistor in series with the first inverter, and a third control transistor connected between the input and the charging control circuit to accelerate the flow of discharge current during the transition of the input signal from high to low.Type: GrantFiled: May 18, 2014Date of Patent: May 3, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventor: Gaurav Goyal
-
Publication number: 20150137852Abstract: An apparatus such as a level shift circuit includes a first signal output device configured to output a first level shifting signal, a second signal output device configured to output a second level shifting signal, and first and second detector devices. The level shifting signals are to control an output switching element of a high potential side of an output device that includes a power source and a load. The first and second detector devices are respectively configured to compare the first and second level shifting signals to a reference signal and output respective first and second comparison result signals. The first and second comparison result signals are configured to at least partly control switching of the first and second level shifting signals based at least in part on the presence of a parasitic resistance.Type: ApplicationFiled: January 27, 2015Publication date: May 21, 2015Applicant: FUJI ELECTRIC CO., LTD.Inventor: Masashi AKAHANE
-
Patent number: 9035676Abstract: A system and method are disclosed for level shifting a DDC bus with a low voltage loss. A pull up circuit includes an NMOS transistor, a PMOS transistor and resistor. An NMOS pull up gate is also included in line with the DDC bus. When powered, the level shifter adjusts the voltage of transmitted signals to match the voltage of a receiving device. The resulting adjusted is slightly lower due to a threshold voltage lost across one or more transistors. Additionally, when unpowered, the level shifter releases the signal transmission line. Unadjusted signals can then be transmitted without consumption of power by the level shifter.Type: GrantFiled: November 29, 2012Date of Patent: May 19, 2015Assignee: Parade Technologies, Ltd.Inventors: Liang Xu, Hongquan Wang
-
Publication number: 20150123708Abstract: An integrated circuit of a memory is provided. The integrated circuit comprises a first data driving circuit and a transmitting transistor. The first data driving circuit outputs a first data voltage to a first node. The transmitting transistor is coupled between the first node and a second node. When the transmitting transistor receives a bias voltage and the voltage level of the first node is a first voltage level, the transmitting transistor makes the voltage level of the second node to be set as a third voltage level, third voltage level is close to or substantially equal to the first voltage level. When the transmitting transistor receives the bias voltage and the voltage level of the first node is the second voltage level, the voltage level of the second node is independently of the voltage level of the first node.Type: ApplicationFiled: November 5, 2013Publication date: May 7, 2015Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Chung-Kuang Chen
-
Patent number: 8994401Abstract: A semiconductor device includes a first input buffer adjusting a logic threshold voltage, a first replica circuit, a first reference voltage generating circuit, and a first comparator circuit. The first replica circuit is identical in circuit configuration to the first input buffer. The first replica circuit has an input and an output connected to the input. The first replica circuit generates the logic threshold voltage as an output voltage. The first reference voltage generating circuit generates a first reference voltage. The first comparator circuit compares the logic threshold voltage as an output voltage of the first replica circuit to the first reference voltage to generate a first threshold adjustment signal. The first comparator circuit supplies the first threshold adjustment signal to the first input buffer and the first replica circuit. The first threshold adjustment signal allows the first input buffer to adjust the logic threshold voltage.Type: GrantFiled: September 5, 2013Date of Patent: March 31, 2015Assignee: PS4 Luxco S.A.R.L.Inventors: Toru Hatakeyama, Toru Ishikawa
-
Patent number: 8963582Abstract: A signal amplification circuit includes a differential amplification unit to differentially amplify an input signal and an input signal bar, to output to a first node and a second node, respectively, a first inverting element to output a first logic value to a first output node when the level of the amplified signal is higher than a logic threshold, and to output a second logic value to the first output node when the level of the amplified signal is lower than the logic threshold, a second inverting element to output the first logic value to a second output node when the level of the amplified signal bar is higher than the logic threshold, and to output the second logic value to the second output node when the level of the amplified signal bar is lower than the logic threshold, a first current path, and a second current path.Type: GrantFiled: December 20, 2012Date of Patent: February 24, 2015Assignee: SK Hynix Inc.Inventor: Hae-Kang Jung
-
Patent number: 8923077Abstract: The semiconductor device including an output terminal; and an output unit coupled to the output terminal. The output unit includes an output buffer coupled to the output terminal and operating on a first power supply voltage, a first control circuit operating on a second power supply voltage, receiving an impedance adjustment signal and a data signal and making the output buffer drive the output terminal to a first logic level designated by the data signal with impedance designated by the impedance adjustment signal, and a level shifter coupled between the output buffer and the first control circuit. The second power supply voltage is smaller in level than the first power supply voltage. The level shifter includes a first circuit portion operating on the second power supply voltage and a second circuit portion operating on the first power supply voltage.Type: GrantFiled: September 13, 2012Date of Patent: December 30, 2014Assignee: PS4 Luxco S.a.r.l.Inventor: Takenori Sato
-
Patent number: 8917112Abstract: The invention provides a bidirectional level shifter which includes: a first signal terminal; a second signal terminal; a first switch, coupled between the first signal terminal and ground; an inverter receiving a signal from the first signal terminal; a Schottky diode including an anode and a cathode, the anode receiving a signal from the second signal terminal; a second switch, coupled between the cathode of the Schottky diode and the ground; a comparing circuit, comparing a reference voltage and a voltage at the second signal terminal to control the first switch, wherein the reference voltage is lower than a forward bias voltage of the Schottky diode; a first voltage source coupled to the first common node; and a second voltage source coupled to the second common node.Type: GrantFiled: August 29, 2013Date of Patent: December 23, 2014Assignee: Richtek Technology CorporationInventors: Chinyuan Wei, Shiueshr Jiang
-
Publication number: 20140361810Abstract: A signal-transferring device having a first circuit and a second circuit that operate on different ground references, and a third circuit for transferring signals while providing insulation between the first circuit and the second circuit. The second circuit switches a logic level of an output signal in accordance with the logic level of an input signal notified by the first circuit, and notifies the first circuit about the logic level of the output signal. The first circuit notifies the second circuit about the logic level of the input signal not only when the logic level of the input signal has been switched, but also when the logic level of the output signal notified by the second circuit does not match the logic level of the input signal.Type: ApplicationFiled: June 6, 2014Publication date: December 11, 2014Inventors: Akio SASABE, Hirotaka TAKIHARA, Makoto IKENAGA, Toshiyuki ISHIKAWA
-
Patent number: 8901964Abstract: A level shifter transfers a first voltage signal to a second voltage signal. The level shifter comprises a comparison circuit, a delay circuit, and a selection circuit. The comparison circuit generates a first signal according to the comparison result between the first voltage signal and the reverse-phase signal of the first voltage signal. The delay circuit generates a second signal according to the first voltage signal. The selection circuit receives the first and the second signals and chooses the higher voltage one from the first signal and the second signal to be the second voltage signal.Type: GrantFiled: October 22, 2013Date of Patent: December 2, 2014Assignee: Industrial Technology Research InstituteInventor: Shien-Chun Luo
-
Patent number: 8901963Abstract: A level shifting device is disclosed. The device includes an input unit, a control unit, a high level generating unit, a low level generating unit and an output unit. The input unit generates a level selection signal and a plurality of output selection signals by sampling serial input data. The control unit selectively generates a high level activation signal or a low level activation signal based on the input data, and generates a switching signal based on the input data. The high level generating unit generates a high level output signal in response to the high level activation signal, and the low level generating unit generates a low level output signal in response to the low level activation signal. The output unit outputs one of the high level output signal and the low level output signal to each of a plurality of output signals in response to the switching signal.Type: GrantFiled: October 30, 2012Date of Patent: December 2, 2014Assignee: Samsung Display Co., Ltd.Inventor: Sang-Jun Cho
-
Patent number: 8892930Abstract: Systems and methods are disclosed for managing power consumption in electronic devices. In certain embodiments, an integrated circuit for managing power consumption in an electronic device includes an input/output (I/O) interface, a first circuit block coupled to the I/O interface, and an interface circuit coupled between the I/O interface and the first circuit block, the interface circuit configured to provide a defined logic state to the first circuit block or a second circuit block external to the integrated circuit if one of the first circuit block or the second circuit block is powered down. By providing a defined logic state to the first circuit block or the second circuit block when one of the first circuit block or the second circuit block is powered down, power consumption of the electronic device may be reduced.Type: GrantFiled: August 1, 2008Date of Patent: November 18, 2014Assignee: Integrated Device Technology Inc.Inventors: Tzong-Kwang Henry Yeh, Tak Kwong Wong
-
Patent number: 8891318Abstract: A semiconductor device includes: two level shift circuits having substantially the same circuit configuration; an input circuit that supplies complementary input signals to the level shift circuits, respectively; and an output circuit that converts complementary output signals output from the level shift circuits into in-phase signals and then short-circuits the in-phase signals. According to the present invention, the two level shift circuits having substantially the same circuit configuration are used, and the complementary output signals output from the level shift circuits are converted into in-phase signals before short-circuited. This avoids almost any occurrence of a through current due to a difference in operating speed between the level shift circuits.Type: GrantFiled: November 1, 2011Date of Patent: November 18, 2014Assignee: PS4 Luxco S.a.r.l.Inventors: Takenori Sato, Yoji Idei, Hiromasa Noda
-
Patent number: 8836370Abstract: A semiconductor apparatus includes a power supply changing unit. The power supply changing unit is configured to receive an enable signal and power supply voltage, generate first voltage or second voltage according to the enable signal, change a voltage level of the second voltage according to a level signal, and supply the first voltage or the second voltage as a driving voltage of an internal circuit, wherein the internal circuit receives a first input signal to output a second input signal.Type: GrantFiled: September 12, 2012Date of Patent: September 16, 2014Assignee: SK Hynix Inc.Inventors: Ki Han Kim, Hyun Woo Lee, Dae Han Kwon, Chul Woo Kim, Soo Bin Lim
-
Patent number: 8816720Abstract: A system and method of shifting a data signal from a first voltage domain having a first logic level to a second voltage domain having a second logic level, the second logic level having a second logical high state greater than a first logical high state in the first logic level and a single power supply logic level shifter circuit having a single power supply source, an input node and an output node, the input node coupled to a sender circuit in the first voltage domain and the output node coupled to a receiver circuit in the second voltage domain, the single power supply source being coupled only to a single power grid in the second voltage domain.Type: GrantFiled: April 17, 2012Date of Patent: August 26, 2014Assignee: Oracle International CorporationInventors: Hoki Kim, Changku Hwang, Jinuk Shin
-
Patent number: 8786324Abstract: A driving circuit is provided. The driving circuit is configured to generate an output signal according to an input signal generated from an input-stage voltage with a first voltage level and a reference voltage with a second voltage level. The driving circuit has a differential amplifier and an output stage. The differential amplifier has a first input terminal coupled to the reference voltage, a second input terminal coupled to the output signal, and an output terminal. The differential amplifier is supplied by an operation voltage with a third voltage level. The output stage is configured to receive the input signal and the operation voltage to generate the output signal. The second input terminal is coupled to the output terminal of the differential amplifier according to the input signal. The operation voltage is generated according to the input signal and the input-stage voltage.Type: GrantFiled: August 23, 2013Date of Patent: July 22, 2014Assignee: Via Technologies, Inc.Inventor: Yeong-Sheng Lee
-
Publication number: 20140176188Abstract: One embodiment relates to an integrated circuit having a plurality of four-channel serial interface modules. Each of the plurality of four-channel serial interface modules includes a first physical medium attachment (PMA) channel circuit, a second PMA channel circuit adjacent to the first PMA channel circuit, a third PMA channel circuit adjacent to the second PMA channel circuit, a fourth PMA channel circuit adjacent to the third PMA channel circuit, and at least one phase-locked loop (PLL) circuit which is programmably coupled to each of the first, second, third and fourth PMA channel circuits. Other embodiments and features are also disclosed.Type: ApplicationFiled: March 3, 2014Publication date: June 26, 2014Applicant: ALTERA CORPORATIONInventors: Surinder SINGH, Wai-Bor LEUNG, Henry Y. LUI, Arch ZALIZNYAK
-
Patent number: 8754672Abstract: A reversible, switched capacitor voltage conversion apparatus includes a plurality of individual unit cells coupled to one another in stages, with each unit cell comprising multiple sets of inverter devices arranged in a stacked configuration, such that each set of inverter devices operates in separate voltage domains wherein outputs of inverter devices in adjacent voltage domains are capacitively coupled to one another such that a first terminal of a capacitor is coupled to an output of a first inverter device in a first voltage domain, and a second terminal of the capacitor is coupled to an output of a second inverter in a second voltage domain; and wherein, for both the first and second voltage domains, outputs of at least one of the plurality of individual unit cells serve as corresponding inputs for at least another one of the plurality of individual unit cells.Type: GrantFiled: March 14, 2012Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: Robert H. Dennard, Brian L. Ji
-
Patent number: 8723551Abstract: Level shifting circuitry and corresponding enable signal generating circuitry provides improved leakage current control while eliminating the need for supplying reference voltage input in the enable signal generator. The level shifting circuitry is a type of cascode free level shifting circuit that does not include cascode transistors as in the prior art but instead utilizes cross coupled logic to provide level shifting while also utilizing enable signal controlled transistors to control leakage current through the cross coupled logic during power up sequencing. The level shifting circuitry provides improved leakage current limiting structure for power up sequencing whether a lower level supply voltage ramps up faster than the higher level supply voltage or vice a versa.Type: GrantFiled: November 2, 2009Date of Patent: May 13, 2014Assignee: ATI Technologies ULCInventor: Junho Cho
-
Patent number: 8723585Abstract: Provided is a level shift circuit which includes: a first level shift module; a first signal input terminal for providing a first input signal for the first level shift module; a first signal output terminal for providing output from the first level shift module; a second level shift module; a second signal input terminal for providing a second input signal for the second level shift module; a second signal output terminal for providing output from the second level shift module; a drive module connected to the first signal output terminal and the second signal output terminal; and a drive signal output terminal from the drive module. The level shift circuit of the present invention can be applicable for the requirements of BCD process and prevent damages to the high-voltage device due to the excessively high gate voltage.Type: GrantFiled: December 8, 2010Date of Patent: May 13, 2014Assignee: Shanghai Belling Corp., Ltd.Inventors: Zhengcai Qin, Qifu Liu, Nan Liu, Dajun Wu, Chengjie Zhou, Ning Lu, Ding Xu
-
Publication number: 20140125377Abstract: A dual flip-flop circuit combines two or more flip-flip sub-circuits into a single circuit. The flip-flop circuit comprises a first flip-flop sub-circuit and a second flip-flop sub-circuit. The first flip-flop sub-circuit comprises a first storage sub-circuit configured to store a first selected input signal and transfer the first selected input signal to a first output signal when a buffered clock signal transitions between two different logic levels and a dock driver configured to receive a clock input signal, generate an inverted clock signal, and generate the buffered clock signal. The second flip-flop sub-circuit is coupled to the clock driver and configured to receive the inverted clock signal and the buffered clock signal. The second flip-flop sub-circuit comprises a second storage sub-circuit configured to store a second selected input signal and transfer the second selected input signal to a second output signal when the buffered clock signal transitions.Type: ApplicationFiled: November 2, 2012Publication date: May 8, 2014Applicant: NVIDIA CorporationInventors: Hwong-Kwo Lin, Ge Yang, Xi Zhang, Jiani Yu, Ting-Hsiang Chu
-
Patent number: 8674745Abstract: In a level conversion circuit mounted in an integrated circuit device using a plurality of high- and low-voltage power supplies, the input to the differential inputs are provided. In a level-down circuit, MOS transistors that are not supplied with 3.3 V between the gate and drain and between the gate and source use a thin oxide layer. In a level-up circuit, a logic operation function is provided.Type: GrantFiled: February 28, 2012Date of Patent: March 18, 2014Assignees: Renesas Electronics Corporation, Hitachi ULSI Systems Co., Ltd.Inventors: Kazuo Tanaka, Hiroyuki Mizuno, Rie Nishiyama, Manabu Miyamoto
-
Publication number: 20140055163Abstract: Described herein are apparatus, system, and method for improving output signal voltage swing of a voltage mode transmitter (Tx) driver. The Tx driver may use a single power supply which is the same as the power supply of the core processor. The apparatus comprises: a voltage mode driver coupled to an output node; a switching current source, coupled to the output node, to increase voltage swing of a signal on the output node, wherein the signal is driven by the voltage mode driver; and a bias generator to bias the switching current source.Type: ApplicationFiled: December 16, 2011Publication date: February 27, 2014Inventor: Hongjiang Song
-
Patent number: 8653852Abstract: In a particular embodiment, an apparatus includes a a dynamic circuit structure that includes a dynamic node coupling a precharge circuit, a discharge circuit, and a gated keeper circuit. The gated keeper circuit is enabled by a signal from a discharge delay tracking circuit.Type: GrantFiled: March 14, 2011Date of Patent: February 18, 2014Assignee: QUALCOMM IncorporatedInventors: Jentsung Lin, Paul Douglas Bassett
-
Patent number: 8635572Abstract: Circuits, architectures, a system and methods for providing multiple power rails to a plurality of standard cells in a region of an integrated circuit. The circuitry generally includes a plurality of cells configured for connection to a first or second power rail, the first power rail providing a first voltage to at least one of the plurality of cells, and the second power rail providing a second voltage (which may be independent from the first voltage) to remaining cells in the plurality of cells. The method generally includes routing, in an IC layout, a first power rail providing a first voltage and a second power rail providing a second voltage, placing the plurality of cells, and selectively connecting first and second subsets of the plurality of cells to the first and second power rails, respectively. The present invention further advantageously minimizes regional layout design considerations and time delays.Type: GrantFiled: April 9, 2013Date of Patent: January 21, 2014Assignee: Marvell International Ltd.Inventors: Jianwen Jin, Eugene Ye
-
Patent number: 8618835Abstract: An apparatus is disclosed for converting signals from one digital integrated circuit family to be compatible with another digital integrated circuit family. The apparatus includes a primary interface and a secondary interface to convert a differential output signal from one digital integrated circuit family for use as an input signal by another digital integrated circuit family. The primary and secondary interfaces include gain stages that are configurable to provide rail to rail voltage swings and are characterized as having single pole architectures. The secondary interface may be unterminated such that a substantially equal load is presented to both components of the differential output signal.Type: GrantFiled: September 23, 2011Date of Patent: December 31, 2013Assignee: Broadcom CorporationInventors: Burak Catli, Ali Nazemi, Mahmoud Reza Ahmadi, Ullas Singh, Jun Cao, Afshin Momtaz
-
Patent number: 8604828Abstract: A structure is described having a plurality of electronic devices with the same or different internal CMOS voltages; an interconnection between two or more of the electronic devices; driver and receiver circuits which provide selectable input/output voltage levels for interfacing with several generations of CMOS technology, thus allowing chips fabricated in such technologies to communicate using a signal voltage range most suitable for each chip; Circuitry for selecting or adjusting the type of receiver circuit used, thus allowing either the use of a differential comparator circuit with an externally supplied reference voltage, or alternatively, the use of an inverter style receiver with an adjustable threshold, the selection being accomplished by setting the external reference to a predetermined voltage; Circuitry for selecting or adjusting the switching threshold of the inverter receiver circuit, which enables the threshold to be set appropriately for a given input signal voltage range.Type: GrantFiled: May 31, 1996Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Harry Randall Bickford, Paul William Coteus, Robert Heath Dennard, Daniel Mark Dreps, Gerard Vincent Kopcsay
-
Patent number: 8598935Abstract: A system and method for providing an accurate current reference using a low-power current source is disclosed. A preferred embodiment comprises a system comprises a first section and a second section. The first section comprises a first simple current reference, an accurate current reference, and a circuit that generates a digital error signal based upon a comparison of an output of the first simple current reference and an output of the accurate current reference. The second section comprises a second simple current reference providing a second reference current, an adjustment circuit providing an adjustment current based upon the digital error signal, and a circuit biased with current equivalent to a summation of the second reference current and the adjustment current. The first simple current reference and the second simple current reference may be equivalent circuits.Type: GrantFiled: December 21, 2012Date of Patent: December 3, 2013Assignee: Infineon Technologies AGInventor: Paolo Del Croce
-
Patent number: 8570067Abstract: An integrated circuit is capable of controlling a communication signal by using power ramp controlled communication buffer logic to generate an outgoing communication signal based on a detected voltage on a voltage source. The voltage source is necessary to supply power for power ramp controlled communication buffer logic. The voltage on the voltage source may be detected using power ramp sensor logic. The outgoing communication signal is based on a core logic output signal if the detected voltage is greater than or equal to a predetermined voltage level. If, the detected voltage is less than the predetermined voltage level, the outgoing communication signal is predetermined to be one of: a tristate outgoing communication signal, a logic one outgoing communication signal and a logic zero outgoing communication signal. Power ramp controlled communication buffer logic may also generate a core logic input signal based on an incoming communication signal in response to the detected voltage.Type: GrantFiled: May 15, 2007Date of Patent: October 29, 2013Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc.Inventors: Oleg Drapkin, Grigori Temkine, Marcus Ng, Kevin Yikai Liang, Arvind Bomdica, Siji Menokki Kandiyil, Ming So, Samu Suryanarayana
-
Patent number: 8564329Abstract: It is an object of the invention to provide a digital circuit which can operate normally regardless of binary potentials of an input signal. A semiconductor device having a correcting unit and a logic unit wherein the correcting unit includes a capacitor, first and second switches, wherein the first electrode of the capacitor is connected to the input terminal and the second electrode of the capacitor is connected to the gate of the transistor in the logic circuit, wherein the first switch controls the connection between a gate and drain of the transistor and the second switch controls the potential to be supplied to the drain of the transistor is provided.Type: GrantFiled: June 20, 2011Date of Patent: October 22, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Publication number: 20130271181Abstract: A system and method of shifting a data signal from a first voltage domain having a first logic level to a second voltage domain having a second logic level, the second logic level having a second logical high state greater than a first logical high state in the first logic level and a single power supply logic level shifter circuit having a single power supply source, an input node and an output node, the input node coupled to a sender circuit in the first voltage domain and the output node coupled to a receiver circuit in the second voltage domain, the single power supply source being coupled only to a single power grid in the second voltage domain.Type: ApplicationFiled: April 17, 2012Publication date: October 17, 2013Inventors: Hoki Kim, Changku Hwang, Jinuk Shin
-
Patent number: 8547138Abstract: A semiconductor device includes a first input buffer adjusting a logic threshold voltage, a first replica circuit, a first reference voltage generating circuit, and a first comparator circuit. The first replica circuit is identical in circuit configuration to the first input buffer. The first replica circuit has an input and an output connected to the input. The first replica circuit generates the logic threshold voltage as an output voltage. The first reference voltage generating circuit generates a first reference voltage. The first comparator circuit compares the logic threshold voltage as an output voltage of the first replica circuit to the first reference voltage to generate a first threshold adjustment signal. The first comparator circuit supplies the first threshold adjustment signal to the first input buffer and the first replica circuit. The first threshold adjustment signal allows the first input buffer to adjust the logic threshold voltage.Type: GrantFiled: December 15, 2010Date of Patent: October 1, 2013Assignee: Elpida Memory, Inc.Inventors: Toru Hatakeyama, Toru Ishikawa
-
Publication number: 20130249595Abstract: A level shift circuit, for outputting a data output signal with a second level via an output inverter after a data input signal with a first level is stored in a latch, includes a level set circuit, when the output data signal outputs with a low level, setting the output data signal to a low level in response to a change of the input data signal. The level set circuit is connected to an output terminal of the output inverter, and has an NMOS transistor having a drain electrode and a source electrode coupled to a ground, wherein the NMOS transistor turns on in response to the input data signal with a high level.Type: ApplicationFiled: July 13, 2012Publication date: September 26, 2013Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventor: Akira OGAWA
-
Patent number: 8536922Abstract: Some embodiments include apparatus and methods having a clock path with a combination of current-mode logic (CML) based and complementary metal-oxide semiconductor (CMOS) components.Type: GrantFiled: September 15, 2012Date of Patent: September 17, 2013Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 8514119Abstract: A voltage-level convertor including a switch and a capacitor which receives an input signal of a first voltage range and generates a level-converted signal of a second voltage range. The switch operates in a low voltage level, and hence, the switch can be implemented as a thin oxide device that responds quickly to the input signal. The capacitor is coupled between the switch and an output node. The capacitor is charged to a predetermined voltage. In response to receiving the output from the switch, an output signal with a converted voltage level is generated from the conductor of the capacitor connected to the output node.Type: GrantFiled: July 14, 2011Date of Patent: August 20, 2013Assignee: Synopsys, Inc.Inventors: Bruno M. S. Santos, Antonio I. R. Leal, Carlos M. A. Azeredo-Leme
-
Patent number: 8487658Abstract: Method and apparatus for voltage level shifters (VLS) design in bulk CMOS technology. A multi-voltage circuit or VLS that operate with different voltage levels and that provides area and power savings for multi-bit implementation of level shifter design. A two-bit VLS to shift bits from a first voltage level logic to a second voltage level logic. The VLS formed with a first N-well in a substrate. The VLS formed with a second N-well in the substrate, adjacent to a side of the first N-well. The VLS formed with a third N-well in the substrate, adjacent to a side of the first N-well and opposite the second N-well. A first one-bit VLS circuit having a portion formed on the first N-well and a portion formed on the second N-well. A second bit VLS circuit having a portion formed on the first N-well and a portion formed on the third N-well.Type: GrantFiled: July 12, 2011Date of Patent: July 16, 2013Assignee: QUALCOMM IncorporatedInventors: Animesh Datta, William James Goodall, III
-
Patent number: 8436655Abstract: A voltage level shift circuit in which a difference in response characteristic depending on the signal level of an input signal is suppressed. The voltage level shift circuit generates an output signal VOUT having a voltage amplitude different from that of the input signal. An inverter INV2 generates a voltage V1 in the range of VSS to VDDI according to the input signal. An inverter INV3 generates a voltage V2 in the range of VSS to VPERI according to the input signal. An inverter INV4 generates the output signal VOUT according to V1 and V2.Type: GrantFiled: June 3, 2011Date of Patent: May 7, 2013Assignee: Elpida Memory, Inc.Inventors: Kouhei Kurita, Kanji Oishi
-
Patent number: 8436654Abstract: A level converter circuit is provided for converting an input signal of a digital signal having a first signal level into an output signal having a second signal level higher than the first signal level. An amplifier circuit amplifies the input signal and outputs an amplified output signal, and a current generator circuit generates a control current corresponding to an operating current flowing through the amplifier circuit upon change of the signal level of the input signal. A current detector circuit detects the generated control current, and controls the operating current of the amplifier circuit to correspond to the detected control current. The current generator circuit includes series-connected first and second nMOS transistors as inserted between the current detector circuit and the ground. The first nMOS transistor operates responsive to the input signal, and the second nMOS transistor operates responsive to an inverted signal of the input signal.Type: GrantFiled: July 13, 2011Date of Patent: May 7, 2013Assignee: Semiconductor Technology Academic Research CenterInventors: Tetsuya Hirose, Yuji Osaki, Toshihiko Mori
-
DUAL MODE POWER AMPLIFIER CONTROL INTERFACE WITH A THREE-MODE GENERAL PURPOSE INPUT/OUTPUT INTERFACE
Publication number: 20130100993Abstract: In accordance with some embodiments, the present disclosure relates to a dual mode control interface that can be used to provide both a radio frequency front end (RFFE) serial interface and a three-mode general purpose input/output (GPIO) interface within a single digital control interface die. In certain embodiments, the dual mode control interface, or digital control interface, can communicate with a power amplifier. Further, the dual mode control interface can be used to set the mode of the power amplifier.Type: ApplicationFiled: October 23, 2012Publication date: April 25, 2013Applicant: SKYWORKS SOLUTIONS, INC.Inventor: SKYWORKS SOLUTIONS, INC. -
Publication number: 20130082736Abstract: A device includes first through third logic circuits. Each of first and second logic circuits includes a first circuit portion generating a first output signal in response to a first input signal when a second input signal takes a first logic level, and a second circuit portion transferring the first input signal to output the first output signal when the second input signal takes a second logic level. The third logic circuit includes a third circuit portion generating a second output signal in response to the first output signal supplied from the first logic circuit when the first output signal supplied from the second logic circuit takes a third logic level, and a fourth circuit portion generating the second output signal in response to the first output signal supplied with the first logic circuit when the first output signal supplied from the second logic circuit takes a fourth logic level.Type: ApplicationFiled: September 13, 2012Publication date: April 4, 2013Applicant: Elpida Memory, Inc.Inventor: Chiaki Dono
-
Patent number: 8410839Abstract: A battery assisted level shifter comprises a pull up transistor pulling up an output when a received input signal is high, a pull down transistor pulling down the output when the received input signal is low, and a battery element to provide voltage offsets. The battery element can be implemented using one or more pull-up transistors for assisting with pulling up the output. The level shifter can be used in class-D amplifiers, DC-DC power converters and interfaces between circuits having different reference voltages.Type: GrantFiled: March 4, 2011Date of Patent: April 2, 2013Assignee: Conexant Systems, Inc.Inventors: Christian Larsen, Lorenzo Crespi, Ketan B. Patel
-
Publication number: 20130076394Abstract: An apparatus is disclosed for converting signals from one digital integrated circuit family to be compatible with another digital integrated circuit family. The apparatus includes a primary interface and a secondary interface to convert a differential output signal from one digital integrated circuit family for use as an input signal by another digital integrated circuit family. The primary and secondary interfaces include gain stages that are configurable to provide rail to rail voltage swings and are characterized as having single pole architectures. The secondary interface may be unterminated such that a substantially equal load is presented to both components of the differential output signal.Type: ApplicationFiled: September 23, 2011Publication date: March 28, 2013Applicant: Broadcom CorporationInventors: Burak Catli, Ali Nazemi, Mahmoud Reza Ahmadi, Ullas Singh, Jun Cao, Afshin Momtaz
-
Patent number: 8405422Abstract: A level shift circuit is disclosed. The circuit includes a series circuit of a resistor and a switching device connected between a high voltage side power supply voltage in a secondary side voltage system and a low voltage side power supply voltage in a primary side voltage system, a series circuit of a resistor and a switching device connected between the high voltage side power supply voltage in the secondary side voltage system and the low voltage side power supply voltage in the primary side voltage system, and a latch malfunction protecting circuit operated in the secondary side voltage system to have voltages at a connection point of the resistor and the switching device and at a connection point of the resistor and the switching device inputted.Type: GrantFiled: September 23, 2011Date of Patent: March 26, 2013Assignee: Fuji Electric Co., Ltd.Inventor: Masashi Akahane
-
Patent number: 8400183Abstract: An embodiment of a method for powering a low-power device using a power supply designed for a high-power device is described. In such an embodiment, an input voltage is provided to a voltage converter at a first voltage level. The input voltage is periodically electrically coupled to and decoupled from the voltage converter during operation of the low-power device. An output voltage is output from the voltage converter at a second voltage level to power the low-power device. The output voltage is provided during both the input voltage being electrically coupled to and decoupled from the voltage converter, and the second voltage level is substantially less than the first voltage level.Type: GrantFiled: January 18, 2011Date of Patent: March 19, 2013Assignee: Pericom Semiconductor CorporationInventors: Tony Yeung, Michael Yimin Zhang
-
Patent number: RE44134Abstract: Input structures and topologies are provided for coupling a differential input into a first stage of a circuit, topology, or device. An input pin is coupled to an impedance divider that translates an input voltage to accommodate low input voltage levels, while not saturating an input differential pair. A termination pair with a center tap pin is further coupled to the input pins. The center tap facilitates coupling different termination configurations to the input signal. The topologies accommodate packaged devices that have at least three external pins, two pins for the coupling of a differential input signal, and a pin for the termination pair center tap.Type: GrantFiled: February 13, 2007Date of Patent: April 9, 2013Assignee: Micrel, Inc.Inventors: Thomas S. Wong, Stephen J. B. Pratt