With Reference Signal Patents (Class 327/7)
-
Patent number: 7812644Abstract: A digital frequency detector and a digital phase locked loop (PLL) are provided. The digital frequency detector includes a first conversion unit which outputs a first frequency as first frequency information of a digital type using a first ring oscillator that operates in a high-level period of the first frequency, a second conversion unit which outputs a second frequency as second frequency information of a digital type using a second ring oscillator that operates in a high-level period of the second frequency, and an operation unit which outputs a digital frequency for the first frequency by calculating a ratio of the first frequency information to the second frequency information.Type: GrantFiled: January 9, 2008Date of Patent: October 12, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Choong-yul Cha, Tae-wook Kim, Jae-sup Lee
-
Patent number: 7795926Abstract: A phase detector, including a sampling device, a comparing device, and an output device, is provided. The sampling device samples a data signal according to a plurality of clock signals, so as to provide a plurality of corresponding sampling values. The clock signals have the same frequency and different phases. The comparing device is coupled to the sampling device, and provides a plurality of corresponding comparison values according to comparison results of each of the sampling values comparing with the next sampling value. The output device is coupled to the comparing device, and outputs two of the comparison values in response to edges of the clock signals. The two outputted comparison values serve as a first instruction signal and a second instruction signal respectively. The first and the second instruction signals are referred to in controlling the frequency and the phase of the foregoing clock signals.Type: GrantFiled: April 11, 2008Date of Patent: September 14, 2010Assignee: Faraday Technology Corp.Inventors: Yu-Hsin Tseng, Wen-Ching Hsiung
-
Patent number: 7769121Abstract: In one embodiment, a phase error signal generated by a phase detector is equalized to compensate for the distortion in the phase error signal due to finite circuit speeds. The equalization may be based on suppressing the low frequency components of the phase error signal. For example, the amplitude of the phase error signal may be reduced when the amplitude of the phase error signal is not changing.Type: GrantFiled: December 22, 2005Date of Patent: August 3, 2010Assignee: Realtek Semiconductor CorporationInventor: Chia-Liang Lin
-
Patent number: 7764759Abstract: Linear sample and hold phase detectors are disclosed herein. An example phase detector is coupled to an input data signal and a recovered clock signal and includes a linear phase difference generator circuit and a sample and hold circuit. The linear phase difference generator includes a first input coupled to the input data signal and a second input coupled to the recovered clock signal and outputs a first phase difference signal indicative of the phase difference between the input data signal and the recovered clock signal relative to a rising edge of the input data signal and a second phase difference signal indicative of the phase difference between the input data signal and the recovered clock signal relative to a falling edge of the input data signal.Type: GrantFiled: June 22, 2006Date of Patent: July 27, 2010Assignee: Gennum CorporationInventors: Atul K. Gupta, Wesley C. d'Haene, Rajiv K. Shukla
-
Publication number: 20100182049Abstract: A method of detecting a phase difference between a circuit output signal and a reference signal is useful in all digital phase locked loops. A plurality of feedback signals are generated from the circuit output signal by means of a process that includes phase interpolation, wherein the feedback signals are spaced apart from one another by a duration of time less than a period of the circuit output signal. At a moment in time, the number of feedback signals that are asserted (logic 1 or in alternative embodiments, logic 0) is counted. The count is indicative of the phase difference between the circuit output signal and the reference signal.Type: ApplicationFiled: January 22, 2009Publication date: July 22, 2010Inventor: Henrik Sjoland
-
Publication number: 20100176845Abstract: A method is for detecting locking of a phase-locked loop that generates an output signal and includes a phase comparator receiving, as an input, a reference signal and a second signal based upon the output signal. A time window having a duration of at least two periods of a third signal based upon the output signal, and located about a payload edge of the second signal, is generated. A first comparison of the reference signal and the second signal at a first payload edge of the third signal within the time window and on a first side of the payload edge of the second signal is performed. A second comparison of the reference signal and the second signal at a second payload edge of the third signal within the time window and on a second side of the payload edge of the second signal is then performed. Locking of the phase-locked loop based upon the reference signal and the second signal being equal during the first and second comparisons is detected.Type: ApplicationFiled: January 15, 2010Publication date: July 15, 2010Applicant: STMicroelectronics (Grenoble 2) SASInventors: Michael KRAEMER, Sébastien Rieubon
-
Patent number: 7755397Abstract: Methods and apparatus are provided for digital phase detection with improved frequency locking. A phase detector is disclosed for evaluating a phase difference between a clock signal and a reference signal. The disclosed phase detector samples the clock signal and the reference signal on positive edges of one or more of the clock signal and the reference signal, samples the clock signal and the reference signal on negative edges of one or more of the clock signal and the reference signal, and generates one or more error signals indicating a phase difference between the clock signal and the reference signal. A clock signal that is phase aligned with a reference signal can be generated by generating an error signal indicating a phase difference between the clock signal and the reference signal and applying the error signal to an oscillator to produce the clock signal.Type: GrantFiled: July 23, 2008Date of Patent: July 13, 2010Assignee: Agere Systems Inc.Inventor: Tony S. El-Kik
-
Publication number: 20100171527Abstract: A phase comparator is provided that solves the problem that a VCO cannot be controlled with high precision. A frequency divider frequency-divides a VCO signal applied as input to an input terminal (10) in steps, and supplies the VCO signals of each step as output. A latch unit latches the VCO signal that is applied to the input terminal (10) and each VCO signal that was supplied from the frequency divider based on a reference signal that is applied to an input terminal (11). An output unit supplies the latch results realized by the latch unit as phase difference signals that indicate phase differences of the reference signal and the VCO signals.Type: ApplicationFiled: September 2, 2008Publication date: July 8, 2010Inventor: Tadashi Maeda
-
Publication number: 20100171526Abstract: A high-accuracy and computational efficient phase-discriminating device is provided and includes a phase-discriminating unit. The phase-discriminating unit converts an input and a reference signals into an input and a reference sequences respectively by a one-bit A/D conversion operation, determines a first value, an in-phase component and a quadrature component of the input signal in response to the input and the reference sequences, and produces an estimated phase of the input signal according to a relation among the first value, the in-phase component and a polarity of the quadrature component, wherein the first value is a certain integer being one of a first integer and a second integer, the first integer is a sampling count of the one-bit A/D conversion operation for producing the input sequence, and the second integer is a summation of an absolute value of the in-phase component and that of the quadrature component.Type: ApplicationFiled: January 6, 2009Publication date: July 8, 2010Applicant: NATIONAL APPLIED RESEARCH LABORATORIESInventors: Chieh-Fu Chang, Ru-Muh Yang, Ming-Seng Kao
-
Patent number: 7750683Abstract: PFD includes UP and DOWN signal modules, and RESET signal module. UP and DOWN signal modules transmit UP and DOWN signals according to reference and fed-back clock signals. RESET module includes UP-RESET and DOWN-RESET signal modules. UP-RESET signal module resets UP signal module according to pre-trigger fed-back signal, UP and DOWN signals. Pre-trigger fed-back signal is generated according to original fed-back clock signal and calculation of logic gates and inverting delay module. DOWN-RESET signal module resets DOWN signal module according to pre-trigger reference signal, UP and DOWN signals. Pre-trigger reference signal is generated according to original reference clock signal and calculation of logic gates and inverting delay module.Type: GrantFiled: October 15, 2008Date of Patent: July 6, 2010Assignee: Etron Technology, Inc.Inventors: Hsien-Sheng Huang, Feng-Chia Chang
-
Patent number: 7728631Abstract: A phase frequency detector comprising a detection circuit and a reset circuit. The phase frequency detector may receive a feedback signal having a predetermined pulse width. The detection circuit may generate a first control signal based on a reference signal, and a second control signal based on the feedback signal. The reset circuit may generate a reset signal used for resetting the detection circuit based on the first control signal, the second control signal, and the feedback signal. The feedback signal may be tied to the generation of the reset signal such that, during a locked state, the pulse width of the second control signal is approximately equal to the pulse width of the feedback signal, which helps reduce the sensitivity of the circuit to nonlinearities.Type: GrantFiled: May 15, 2008Date of Patent: June 1, 2010Assignee: Atheros Communications, Inc.Inventor: Lalitkumar Nathawad
-
Publication number: 20100123482Abstract: Phase detector circuitry for a phase-locked loop frequency synthesizer, the phase detector circuitry comprising a reference input configured to receive a reference signal; a feedback input configured to receive a divided signal from divider circuitry in a feedback path of the phase-locked loop; and pulse generation circuitry configured to generate control pulses for controlling a charge pump in the phase-locked loop in accordance with a frequency and phase relationship between the reference signal and the divided signal; wherein the divided signal comprises a pulse having a length shorter than a half period of the divided signal, and wherein the pulse generation circuitry is configured to generate the control pulses by masking the reference signal using the pulse of the divided signal as a mask, so as to define the edges of the control pulses from the edges of the divided signal and an edge of the reference signal.Type: ApplicationFiled: December 30, 2008Publication date: May 20, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Walter Marton, Robert Braun
-
Patent number: 7721137Abstract: A bus receiver receives at least one first signal and a second signal both generated from a chip connected to a parallel bus. The bus receiver includes a receiving module and a deskewing module. The receiving module is electrically connected to the parallel bus and receives the first signal and the second signal transmitted through the parallel bus. The deskewing module is electrically connected to the receiving module and deskews the phase of the first signal and the phase of the second signal. The first signal and the second signal are in the same phase.Type: GrantFiled: August 31, 2006Date of Patent: May 18, 2010Assignee: Via Technologies, Inc.Inventors: Ming-Te Lin, Chi Chang
-
Patent number: 7683680Abstract: A phase comparison of timing signals is made by combinational circuitry which receives the timing signals and a window signal, the window signal identifying edges of the timing signals to be compared. The comparison may result in a charge pumped output which can be fed back to control the phase of one of the timing signals. The phase comparator and charge pump circuit can be included in a multiplier circuitry in which the phase of an input signal is directly compared to the phase of an edge of the multiplied signal.Type: GrantFiled: August 30, 2005Date of Patent: March 23, 2010Assignee: Rambus, Inc.Inventors: William J. Dally, Ramin Farjad-Rad, Teva J. Stone, Xiaoying Yu, John W. Poulton
-
Publication number: 20100061490Abstract: Various embodiments of the present invention provide systems and methods for phase identification in data processing systems. As one example, a circuit is disclosed that includes a bank of matched filters with two or more matched filters tuned to detect patterns corresponding to a timing pattern sampled using different phases of a sample clock. In particular, the bank of matched filters includes at least a first matched filter tuned to detect a first pattern corresponding to the timing pattern sampled using a first phase of a sample clock, and a second matched filter tuned to detect a second pattern corresponding to the timing pattern sampled using a second phase of the sample clock. The circuits further include a logic circuit operable to determine whether the sample clock is closer to the first phase or the second phase based on an output of the first matched filter and an output of the second matched filter.Type: ApplicationFiled: September 5, 2008Publication date: March 11, 2010Inventor: David Noeldner
-
Patent number: 7675328Abstract: A feedback circuit includes a third variable delay device that controls the amount of phase delay of a first clock; a third logic gate that detects a phase difference between the first clock delayed by the third variable delay device and the first clock, and outputs a third signal of a pulse width corresponding to the phase difference detected; and a LPF that outputs, as a control signal Vcontrol, the integral of the pulse width of the third signal. The control signal Vcontrol, indicative of a delay amount, is fed back the third variable delay device and input to a first variable delay device and a second variable delay device of a phase-difference detection unit.Type: GrantFiled: January 27, 2009Date of Patent: March 9, 2010Assignee: Fujitsu LimitedInventor: Tszshing Cheung
-
Patent number: 7675335Abstract: A phase detecting module includes a phase detecting unit, a comparator and a counter. The phase detecting unit is arranged to compare a first input signal and a second input signal to generate a phase detecting result. The comparator is arranged to compare the phase detecting result and a predetermined voltage to generate a comparing result. The counter is arranged to count one of the first input signal and the second input signal to generate a counting value. The phase detecting result and the counting value are reset if the counting value reaches a predetermined value, and the comparing result is outputted to a target device from the comparator if the counting value reaches a predetermined value.Type: GrantFiled: March 19, 2009Date of Patent: March 9, 2010Assignee: Nanya Technology Corp.Inventor: Wen-Chang Cheng
-
Publication number: 20100019801Abstract: Provided is an apparatus comprising a delaying section that generates a plurality of delayed signals by delaying a single first input signal by different delay amounts; a first acquiring section that acquires each of a plurality of input second input signals at a first phase of a reference clock; a second acquiring section that acquires each of the plurality of second input signals at a second phase of the reference clock, which is different from the first phase; and a change point detecting section that detects a change point of one of the first input signal and a second input signal, based on values of the plurality of signals acquired by the first acquiring section and values of the plurality of signals acquired by the second acquiring section.Type: ApplicationFiled: January 22, 2009Publication date: January 28, 2010Applicant: ADVANTEST CORPORATIONInventor: Masashi Miyazaki
-
Patent number: 7639048Abstract: A system and method for detecting a phase and a frequency and an arrival-time difference between two signals (118 and 120) that minimizes delay and jitter, and has stable operation even when the two signals (118 and 120) are essentially identical. The system includes two single-ended charge-pump (188), phase-frequency detection (PFD) circuits (280). The first PFD is stable when a reference signal, supplied to a polarity determining flip-flop, leads the signal to be synchronized. A second, complementary, PFD circuit is stable, but has an inverted polarity output, when the signal to be synchronized, supplied to a polarity determining flip-flop, leads the reference signal. A polarity-selection logic-circuit (284) ensures that the first activated PFD controls the polarity a single-ended charge pump (188) for a time-period determined by the delay between the activation of the polarity determining and non-polarity determining flip-flops of the selected PFD.Type: GrantFiled: July 28, 2005Date of Patent: December 29, 2009Assignee: Keystone Semiconductor, Inc.Inventor: Wen T. Lin
-
Patent number: 7629818Abstract: A method and device detect synchronization errors between logic signals of a group of logic signals. A control word is loaded into a shift register arranged in loop and clocked by resulting logic signals equal to the result of the OR logic function and to the result of the AND logic function applied to the logic signals of the group of logic signals. The value of the control word is monitored as it propagates in the shift register, and a synchronization error signal is sent if the control word changes value. Application in particular for checking the integrity of a clock tree in an integrated circuit.Type: GrantFiled: January 28, 2008Date of Patent: December 8, 2009Assignee: STMicroelectronics SAInventors: Frédéric Bancel, Nicolas Berard
-
Patent number: 7622960Abstract: A phase comparing circuit includes a first storage circuit for reading an external clock signal based on a control clock signal; first and second inverters for inverting a signal from the first storage circuit based respectively on first and second threshold levels; third and fourth inverters for inverting respective signals output from the first and second inverters; a delay circuit for delaying the control clock signal by a specific time; a coincidence control circuit for setting the delayed control clock signal to be active when the signals from the third and fourth inverters coincide with each other, and setting it to be inactive when the signals from the third and fourth inverters do not coincide with each other; and a second storage circuit for reading a signal output form the first storage circuit when the delayed control clock signal is active, and outputting the read signal as the control signal.Type: GrantFiled: March 5, 2008Date of Patent: November 24, 2009Assignee: Elpida Memory, Inc.Inventor: Yasuhiro Takai
-
Patent number: 7616065Abstract: A method of generating a correction signal for a voltage controlled oscillator (VCO) includes receiving a first signal in a correction current generator, changing a state of a first error signal substantially simultaneously with a first changing state of the first signal, receiving a second signal in the correction current generator, changing a state of a second error signal substantially simultaneously with a first changing state of the second signal, changing the state of the first error signal substantially simultaneously with a second changing state of the second signal, changing the state of the second error signal substantially simultaneously with a second changing state of the first signal, combining the first error signal and the second error signal to generate the correction signal substantially equal to a difference between the first error signal and the second error signal and applying the correction signal to a loop filter coupled to a correction signal input of the VCO.Type: GrantFiled: June 15, 2006Date of Patent: November 10, 2009Assignee: Sun Microsystems, Inc.Inventor: Francisco Fernandez
-
Publication number: 20090261779Abstract: Coupling a charging station to a power line segment that is terminated at a first end by a charging terminal includes: sensing a communication signal propagating on the power line and being coupled from multiple taps connected to the power line segment, and determining if the communication signal is propagating on the power line segment in the direction from the first end to a second end of the power line segment or in the direction from the second end to the first end.Type: ApplicationFiled: April 9, 2009Publication date: October 22, 2009Applicant: INTELLON CORPORATIONInventor: James Zyren
-
Patent number: 7598775Abstract: A method and circuit for phase and frequency detection having zero static phase error for use in a phase-locked loop system is presented. The phase and frequency detector utilizes a first phase and frequency detector configured to generate first and second pulsed PFD signals. Pulse blocking circuitry is utilized to provide first and second output signals based on the first and second pulsed signals respectively, wherein a time period when both first and second output signals are asserted is substantially reduced from a time period when both first and second pulsed signals are asserted. By reducing the time the first and second output signals are simultaneously asserted, the effects of charge pump current source mismatch are minimized and static phase error is reduced.Type: GrantFiled: December 19, 2007Date of Patent: October 6, 2009Assignee: Integrated Device Technology, inc.Inventors: Pengfei Hu, Juan Qiao, Zhongyuan Chang
-
Publication number: 20090243660Abstract: In general, in one aspect, an apparatus includes a phase frequency detector, a charge pump, a voltage controlled oscillator, an integral capacitor to maintain an integral charge and provide an integral voltage, and a mutual-charge canceling sample reset (MCSR) capacitor to maintain a proportional charge and provide a proportional voltage each reference clock cycle. The MCSR includes a first proportional capacitor, a second proportional capacitor in parallel to, and having substantially identical capacitance value as, the first proportional capacitor, a first set of switches to provide direct coupling of the first and second proportional capacitors, and a second set of switches to provide cross coupling of the first and second proportional capacitors. The first and second set of switches alternatively turn on and off every reference clock cycle so that set of switches coupling the first and second proportional capacitors alternates every reference clock cycle.Type: ApplicationFiled: March 28, 2008Publication date: October 1, 2009Inventors: Hyung-Jin Lee, Ian Young
-
Patent number: 7586335Abstract: The present invention concerns a digital phase detector (PD) and also a method for digital phase detection, as can in particular be used e.g. in a so-called phase locked loop (PLL). According to the invention a digital phase detection signal (PD_OUT) is obtained, which specifies the phasing of an input clock signal (PD_IN) with reference to a higher frequency sampling clock signal (CK). In order hereby to overcome the limitation of the phase resolution as a result of a limited performance capability, in particular limited speed of the electronic components of a sampling device (14), a new kind of concept is used, in which the sampling clock signal (CK) is not immediately used for sampling (14), but is subjected beforehand to a digitally adjustable phase displacement (12). There originates an “auxiliary sampling clock signal” (CK<1:8>). The sampling (14) delivers a first, more significant digital component (OUT1<9:0>) of the phase detection signal (PD_OUT).Type: GrantFiled: July 5, 2007Date of Patent: September 8, 2009Assignee: National Semiconductor Germany AGInventors: Heinz Werker, Christian Ebner
-
Publication number: 20090121746Abstract: A circuit, with applications to phase-locked loops and frequency synthesis, where a divider circuit shuffles between dividing the output of a voltage-controlled oscillator by N or N+1, where N is an integer, and where a phase frequency detector provides three logic signals to a charge pump so that one of three values of current may be sourced to a loop filter, with the result that the circuit behaves as a conventional phase-locked loop having a fictitious divider circuit that is capable of dividing the output of the voltage-controlled oscillator by a non-integral value.Type: ApplicationFiled: January 14, 2009Publication date: May 14, 2009Inventors: Chia-Liang Lin, Gerchih Chou
-
Publication number: 20090033381Abstract: A phase locked loop, voltage controlled oscillator, and phase-frequency detector are provided. The phase locked loop comprises a phase-frequency detector (PFD), a loop filter (LF), a voltage controlled oscillator (VCO), and a 3-stage frequency divider. The PFD receives a reference signal and a feedback signal to determine phase and frequency errors. The LF), coupled to the phase-frequency detector, filters the phase and frequency errors to generate a control voltage. The VCO, coupled to the loop filter, generates a VCO output signal according to the control voltage. The 3-stage frequency divider, coupled to the voltage controlled oscillator, divides the frequency of the VCO output signal 3 times to generate the feedback signal.Type: ApplicationFiled: June 24, 2008Publication date: February 5, 2009Applicants: MEDIATEK INC., NATIONAL TAIWAN UNIVERSITYInventors: Jri LEE, Ming-Chung LIU
-
Patent number: 7463099Abstract: The present invention provides a method and an apparatus for reducing noise. The apparatus includes a phase detector adapted to determine a phase difference between a first and a second signal, a first circuit adapted to generate a control signal based upon the determined phase difference, and a second circuit. The second circuit is adapted to receive a third signal, receive a fourth signal, modify the fourth signal based upon the control signal, and provide the third signal and the modified fourth signal to the phase detector as the first and second signals.Type: GrantFiled: September 21, 2006Date of Patent: December 9, 2008Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 7463069Abstract: Known phase detectors have feedbackloops and do not function properly under severe conditions. By providing said phase detectors with difference establishers (1) for establishing differences between input signals and with selectors (2) for selecting one of said differences to be used as an output signal for phase locking purposes, the phase detectors operate better under more severe conditions, with any dead-zone having disappeared. Said selector (2) is a feedbackless selector, then a loop delay no longer exists, the linear range will not get any smaller for higher frequencies, the output jitter will not increase, for sampled input signals. Said selector (2) comprises latches (21,22) and a multiplexer (23). A converter (3) converts input signals into compensated input signals, via a buffer circuit (31,33) coupled to a replica circuit (32,34) per input signal, to provide input signals having substantially equal amplitudes and being compensated with process errors and temperature variations.Type: GrantFiled: July 23, 2003Date of Patent: December 9, 2008Inventor: Mihai Adrian Tiberiu Sanduleanu
-
Patent number: 7459949Abstract: The disclosure relates to phase detectors. Charge up and charge down signals that are generated by a phase detector cause i) following detection of a first edge of a reference clock signal, switching on of a switching transistor of sink current; ii) following detection of an edge of a feedback clock signal falling within less than 180 degrees from the first edge, switching on of a switching transistor of source current and switching off of the switching transistor of sink current; and iii) following detection of an edge of another reference signal at a point in time about midway between the first edge and a next similar edge of the reference clock signal has past, switching off of the switching transistor of source current while maintaining the switching transistor of sink current switched off.Type: GrantFiled: January 30, 2007Date of Patent: December 2, 2008Assignee: Mosaid Technologies IncorporatedInventor: Huy Tuong Mai
-
Patent number: 7449962Abstract: A phase-controlled current source for phase-locked loop is provided. The phase-locked loop includes a voltage-controlled oscillator to associate a charging path or discharging path in order to generate an output signal and the output signal is further sensed so as to generate a loop signal. The phase-controlled current source includes a status memory receiving the loop signal and the reference signal so as to output an energy-triggering/energy-removing signal; and a controllable current source, under the control by energy-triggering/energy-removing signal so as to decide whether a charging and discharging action should be performed, wherein after the charging action or discharging action is decided, the charging path or the discharging path is generated through the reference signal and the loop signal.Type: GrantFiled: September 20, 2006Date of Patent: November 11, 2008Assignee: National Applied Research LaboratoriesInventors: Ting-Hsu Chien, Chi-Sheng Lin
-
Patent number: 7447290Abstract: An apparatus of phase-frequency detector for adjusting wobble clock signal and wobble signal in the same phase, comprising: a first logic gate, receiving a first protection signal and a second protection signal and outputting a third protection signal according to a logic operation; a first flip-flop, coupled to the first logic gate, outputting the third protection signal as a first output signal when the wobble clock trigger; a second flip-flop, coupled to the first logic gate, outputting the third protection signal as a second output signal when the wobble signal trigger; a second logic gate, coupled to the first and the second flip-flop, outputting a fourth protection signal according to a logic operation; a third logic gate, coupled to the second logic gate, receiving the third and the fourth protection signal, and outputting a fifth protection signal according to a logic operation; and a control signal generator, receiving the wobble clock, the input signal, and the fifth protection signal and determininType: GrantFiled: April 7, 2004Date of Patent: November 4, 2008Assignee: Tian Holdings, LLCInventor: Yuan-Kun Hsiao
-
Patent number: 7443251Abstract: Disclosed are a digital phase-frequency detector and a method of operating a digital phase-frequency detector. The detector includes an input circuit, an output circuit and a reset circuit. In use, the input circuit receives first and second input signals during a plurality of cycles, and during a given one of the cycles, generates a first intermediate signal or a second intermediate signal depending on which of the first and second input signals was received first during that given one of said cycles. The output circuit receives these intermediate signals, and outputs, during said one cycle, a first output signal or a second output signal depending on which one of intermediate signals was received by the output circuit during said one cycle. The reset circuit applies a reset signal to the input circuit under defined conditions to begin a new one of said plurality of cycles.Type: GrantFiled: December 14, 2006Date of Patent: October 28, 2008Assignee: International Business Machines CorporationInventors: Alexander V. Rylyakov, Jose A. Tierno
-
Patent number: 7423456Abstract: A circuit for quickly accomplishing highly accurate phase detection using low power is described. The circuit includes a phase decision circuit that receives two clock signals and detects the phase relationship between the two signals by determining which signal was received first. In response, the phase decision circuit generates respective logic signals to reflect the phase relationship determination. The circuit also includes a latch circuit that receives the logic signals from the phase decision circuit and holds the phase relationship determination of the circuit a predetermined time after a predetermined transition of both clock signals have occurred. Methods and systems are also disclosed.Type: GrantFiled: December 1, 2006Date of Patent: September 9, 2008Assignee: Micron Technology, Inc.Inventors: Tyler Gomm, Jongtae Kwak
-
Publication number: 20080207138Abstract: A phase detector includes a plurality of phase detectors located in a phase correction loop, each phase detector configured to receive as input a radio frequency (RF) input signal and an RF reference signal, each of the plurality of phase detectors also configured to provide a signal representing a different phase offset based on the phase difference between the RE input signal and the RF reference signal; and a switch configured to receive an output of each of the plurality of phase detectors and configured to select the output representing the phase offset, that is closest to a phase of an output of an amplifier.Type: ApplicationFiled: June 29, 2007Publication date: August 28, 2008Inventors: Ichiro Aoki, Scott D. Kee, Dongjiang Qiao, Alyosha C. Molnar
-
Patent number: 7417470Abstract: Methods, systems and components for use with or as a phase frequency detector. The phase frequency detector stretches its output pulse, allowing the detector to operate in a more linear region. As part of the invention, a new configuration for a D type flip flop is also disclosed. In one embodiment, the D type flip flop triggers at both the rising and the falling edges of the reference input, allowing a lower frequency input to be used while having the advantages of a higher frequency.Type: GrantFiled: September 29, 2006Date of Patent: August 26, 2008Assignee: Kaben Wireless Silicon Inc.Inventor: Tom Riley
-
Patent number: 7414446Abstract: A DLL circuit of a semiconductor memory apparatus includes a frequency sensing unit that generates and outputs a high frequency signal and a low frequency signal on the basis of a CAS latency signal. A clock dividing unit divides the frequency of an internal clock by a predetermined value and generates a divided clock in response with whether the high frequency signal is enabled or the low frequency signal is enabled. A phase sensing unit that switches a reference clock and a comparison clock, compares the phases thereof in accordance with whether the high frequency signal is enabled or the low frequency signal is enabled, selectively switches first and second phase control signals generated on the basis of the comparison result, and outputs the switched signals.Type: GrantFiled: December 22, 2006Date of Patent: August 19, 2008Assignee: Hynix Semiconductor Inc.Inventor: Kyoung Nam Kim
-
Patent number: 7382163Abstract: A phase frequency detector includes a phase error detector outputting a phase error signal according to a first input signal and a second input signal; a phase error judgment unit outputting a phase error judgment signal according to the first input signal and the second input signal; and a reset unit outputting a first reset signal to reset the phase error detector, and outputting a second reset signal to reset the phase error judgment unit, according to the phase error judgment signal.Type: GrantFiled: April 7, 2004Date of Patent: June 3, 2008Assignee: Realtek Semiconductor Corp.Inventors: Yu-Pin Kuo, Yu-Pin Chou, Shu-Rong Tong
-
Patent number: 7375557Abstract: The phase-frequency detector may include a first flip-flop configured to generate a first signal, the first signal transitioning to a first logic level in response to a first edge of a first input signal and transitioning to a second logic level in response to a delayed reset signal and a second flip-flop configured to generate a second signal, the second signal transitioning to the first logic level in response to a second edge of a second input signal and transitioning to the second logic level in response to the delayed reset signal. The phase-frequency detector may further include a first delay unit configured to delay a reset signal to generate the delayed reset signal and a second delay unit configured to delay the reset signal to generate an output control signal for adjusting at least one of the first and second signals.Type: GrantFiled: December 22, 2005Date of Patent: May 20, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Young-Kyun Cho
-
Patent number: 7355379Abstract: A plasma generating method generates plasma in a treating chamber by controlling a high-frequency generating unit to generate a high-frequency signal and by feeding the high-frequency signal to the treating chamber through an impedance matching device. The plasma generating method includes controlling the impedance matching device, when the plasma is generated in the treating chamber, so as to satisfy a preset matching condition, and then controlling the high-frequency generating unit to generate and feed the high-frequency signal of the power generating the plasma, to the treating chamber.Type: GrantFiled: March 8, 2006Date of Patent: April 8, 2008Assignee: Tokyo Electron LimitedInventors: Toshiaki Kitamura, Koichi Rokuyama, Shigeru Kasai, Takashi Ogino, Yuki Osada
-
Patent number: 7336106Abstract: A phase detector generates a first output signal if a feedback clock signal leads a reference clock signal by more than a first time. The phase detector generates a second output signal if the feedback clock signal lags the reference clock signal by more than a second time. If the feedback clock signal either leads the reference clock signal by less than the first time or lags the reference clock signal by less than the second time, neither output signal is generated. The phase detector may be used in a delay-lock loop in which the first and second output signals increase or decrease a delay of the reference clock signal by respective first and second delay increments. In such case, the each of the first and second delay increments should be less than the sum of the first and second times.Type: GrantFiled: August 16, 2006Date of Patent: February 26, 2008Assignee: Micron Technology, Inc.Inventors: Gary Johnson, Wen Li
-
Publication number: 20080042690Abstract: A semi-dual reference voltage data receiving apparatus includes a first input buffer, a second input buffer, and a phase detector wherein the first input buffer includes a first input receiving unit, a first sense amplifier, and a first current offset controlling unit. The first sense amplifier senses and amplifies the voltage difference between the voltage of a first terminal of a first input transistor and the voltage of a first terminal of a second input transistor. The first current offset controlling unit controls the offset of the current that flows through the second terminal of the second input transistor.Type: ApplicationFiled: May 11, 2007Publication date: February 21, 2008Inventors: Yang-ki Kim, Young-jin Jeon
-
Patent number: 7323946Abstract: An improved system and method for determining the lock condition of a Phase Locked Loop (PLL) is described. The lock detect circuit generates a fast lock detect signal that may be used to detect a transient loss of lock. The lock detect circuit may also include a phase alignment detect circuit to detect a misalignment in the phase of a reference clock and a feedback clock. Additionally, the lock detect circuit may include a reference clock detect circuit to detect if the reference clock signal is detected. Output signals from all of the above circuits may be communicated to a logic circuit in order to create an enhanced lock detect signal. An extended lock detect signal may also be communicated to the logic circuit.Type: GrantFiled: October 20, 2005Date of Patent: January 29, 2008Assignee: Honeywell International Inc.Inventors: James D. Seefeldt, Bradley A. Kantor
-
Patent number: 7282962Abstract: An inverted-phase detector is implemented in a system including a first clock circuit that provides a first clock signal and a delayed clock circuit that outputs an delayed clock signal. A reference circuit outputs a reference signal. A feedback circuit generates a feedback signal that is one of greater than and less than the reference signal when the first clock signal changes state before the second clock signal, and that is the other of greater than and less than the reference signal when the first clock signal changes state after the second clock signal.Type: GrantFiled: October 9, 2003Date of Patent: October 16, 2007Assignee: Marvell Semiconductor Israel, Ltd.Inventor: Eitan Rosen
-
Patent number: 7279938Abstract: Delay-locked loop integrated circuits include a delay chain having a plurality of delay chain units. The delay chain may be a binary-weighted delay chain and the delay chain units may be arranged in ascending or descending order (e.g., x1, x2, x4, x8, . . . ) according to delay. Each of the plurality of delay chain units may include a respective phase comparator. Each phase comparator is configured to identify whether a delay provided by the corresponding delay chain unit exceeds a fraction of a period of a reference clock signal applied to an input of the delay chain. This fraction of a period may be equivalent to one-half or other percentage of a period of the reference clock signal. The phase comparators with the delay chain units operate to generate a multi-bit delay value signal, which is provided to a delay chain control circuit.Type: GrantFiled: September 18, 2006Date of Patent: October 9, 2007Assignee: Integrated Device Technology, Inc.Inventor: James K. Lin
-
Patent number: 7231009Abstract: Additional information on the phase of an external clock signal is obtained by using clock signals to determine if a phase difference between an external clock signal and a first internal sampling clock signal is less than a pre-selected value. If the system determines that the phase difference is less than a pre-selected value, one embodiment samples the incoming data with a second internal sampling clock signal, having a selected phase relationship to the first internal sampling clock signal, such as ½ a clock period out of phase. By maintaining sufficient phase difference between the active edge of the external clock and the active edge of the internal sampling clock, the embodiment provides a sufficient setup/hold margin to avoid a metastability or other problem in a subsystem receiving data across an asynchronous boundary.Type: GrantFiled: February 19, 2003Date of Patent: June 12, 2007Assignee: Silicon Image, Inc.Inventors: Gyudong Kim, Min-Kyu Kim
-
Patent number: 7212051Abstract: A phase detector and control signal generator responds to a reference signal and a feedback signal to produce a non-delayed up and down signal. A programmable delay unit delays the non-delayed up and down signal to provide up and down signals for a charge pump. A divider configured to respond to the up and down signals provides a divided clock signal. A non-overlapped clock generator configured to respond to the divided clock signal to provide non-overlapped hold even and hold odd signals for the switched-capacitor ripple-smoothing filter.Type: GrantFiled: October 26, 2005Date of Patent: May 1, 2007Assignee: Lattice Semiconductor CorporationInventors: Xiang Zhu, Ming Qu, Zhengyu Yuan
-
Patent number: 7129794Abstract: The present invention provides a method and an apparatus for reducing noise. The apparatus includes a phase detector adapted to determine a phase difference between a first and a second signal, a first circuit adapted to generate a control signal based upon the determined phase difference, and a second circuit. The second circuit is adapted to receive a third signal, receive a fourth signal, modify the fourth signal based upon the control signal, and provide the third signal and the modified fourth signal to the phase detector as the first and second signals.Type: GrantFiled: July 21, 2003Date of Patent: October 31, 2006Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 7119583Abstract: A phase detector generates a first output signal if a feedback clock signal leads a reference clock signal by more than a first time. The phase detector generates a second output signal if the feedback clock signal lags the reference clock signal by more than a second time. If the feedback clock signal either leads the reference clock signal by less than the first time or lags the reference clock signal by less than the second time, neither output signal is generated. The phase detector may be used in a delay-lock loop in which the first and second output signals increase or decrease a delay of the reference clock signal by respective first and second delay increments. In such case, the each of the first and second delay increments should be less than the sum of the first and second times.Type: GrantFiled: March 31, 2004Date of Patent: October 10, 2006Assignee: Micron Technology, Inc.Inventors: Gary Johnson, Wen Li