Register Patents (Class 345/559)
-
Patent number: 6842162Abstract: A new memory controller for use in a display, such as a liquid crystal display of the type comprising a set of first drivers, a set of second drivers, a portion of which can be converted to the first drivers, and a RAM memory structured to accept data at an input and output the data to the sets of first and second drivers when a master clock signal is received at the RAM memory. The memory controller includes a clock signal generator structured to generate the master clock signal; and a control signal generator circuit structured to generate control signals for the RAM memory and the sets of first and second drivers.Type: GrantFiled: August 20, 2001Date of Patent: January 11, 2005Assignees: STMicroelectronics S.r.l., TECDIS S.p.A.Inventors: Roberto Gariboldi, Riccardo Lavorerio, Leonardo Sala, Giovanni Nidasio
-
Patent number: 6833833Abstract: A feedback path to the processor for a video signal in a computer. The video image data is not normally subjected to benchmark testing because it would make it susceptible to illegal copying. The digital video output signal is sent back to the processor one pixel at a time, with a delay between pixels equivalent to one line time. The result is that the pixel feed is so slow that digital copying is impractical. A lockout timer allows the pixel data to be sent to the processor only at intervals.Type: GrantFiled: September 26, 2000Date of Patent: December 21, 2004Assignee: Intel CorporationInventor: Louis A. Lippincott
-
Patent number: 6831654Abstract: A data processing system comprising a block move engine, a memory, a register and a reader. The block move engine may be configured to process data. The memory may be configured to store data in the form of a linked list comprising a plurality of items of control data. The register may be associated with the block move engine and configured to control the block move engine, in response to the control data. The reader may be configured to read the control data from the memory and apply the control data to the register.Type: GrantFiled: July 27, 2001Date of Patent: December 14, 2004Assignee: LSI Logic CorporationInventors: David Neil Pether, Stephen John Gibbon
-
Patent number: 6828976Abstract: Embodiments of the present invention are directed to a method and apparatus for hardware acceleration of graphical fill in display systems. In one embodiment, a bit-mask is maintained. The bit-mask, termed the “filled color bitmap”, has one bit for each pixel of the display data. A register, termed the “filled color register”, capable of storing a single color value is maintained. When a write command is executed to fill a portion of the display memory with the same value that is stored in the filled color register, the bits in the filled color bitmap corresponding to the portion of display memory are set equal to 1. In executing other writes, the value is written to display memory and the bits in the filled color bitmap corresponding to the portion of display memory are set equal to 0. In one embodiment, the bitmap is located in a dynamic random access memory (DRAM).Type: GrantFiled: July 26, 2002Date of Patent: December 7, 2004Assignee: Sun Microsystems, Inc.Inventor: Lawrence L. Butcher
-
Patent number: 6819325Abstract: A three-dimensional API for communicating with hardware implementations of vertex shaders and pixel shaders having local registers. With respect to vertex shaders, API communications are provided that may make use of an on-chip register index and API communications are also provided for a specialized function, implemented on-chip at a register level, that outputs the fractional portion(s) of input(s). With respect to pixel shaders, API communications are provided for a specialized function, implemented on-chip at a register level, that performs a linear interpolation function and API communications are provided for specialized modifiers, also implemented on-chip at a register level, that perform modification functions including negating, complementing, remapping, stick biasing, scaling and saturating.Type: GrantFiled: March 6, 2001Date of Patent: November 16, 2004Assignee: Microsoft CorporationInventors: Charles N. Boyd, Michael A. Toelle
-
Publication number: 20040222998Abstract: The present invention optimizes graphics performance during zone rendering by providing an automatic management of bin memory between the binning and rendering phases. Embodiments of the present invention provide a mechanism by which the binner and renderer automatically share a pool of physical memory pages in order to build bin buffers and recycle them after they have been used in rendering. This is performed in such a fashion that multiple binned scenes can be queued up concurrently, with no requirement for software intervention except under exceptional conditions. The need for software management of zone rendering bin buffer memory is thus eliminated. Multiple scenes for binning and rendering can also be queued without software intervention.Type: ApplicationFiled: June 3, 2004Publication date: November 11, 2004Inventors: Peter L. Doyle, Aditya Sreenivas
-
Patent number: 6816165Abstract: A memory system having multiple address allocation methods for graphics data in a computer graphics processing system. The memory system includes a plurality of memory arrays, and a format register having a programmable format flag. The status of the format flag indicates the memory address allocation format in which the memory addresses for each of the memory arrays are allocated. An address decoder is coupled to the format register to obtain the status of the format flag in order to determine the address allocation method for an array being accessed. The address decoder is further coupled to receive a requested address for a memory location in one of the memory arrays and then provide a requested memory address to the memory arrays to access. The requested address is translated by the address decoder to the requested memory address according to the memory address allocation format indicated by the format flag status for the memory array.Type: GrantFiled: December 13, 2000Date of Patent: November 9, 2004Assignee: Micron Technology, Inc.Inventor: William Radke
-
Patent number: 6812927Abstract: A system and method are provided for reducing the number of depth clear operations in a hardware graphics pipeline. Initially, a frame count is stored into a frame buffer associated with the hardware graphics pipeline. The stored frame count is associated with a pixel. A depth clear operation is then performed based at least in part on the frame count utilizing the hardware graphics pipeline.Type: GrantFiled: June 18, 2002Date of Patent: November 2, 2004Assignee: NVIDIA CorporationInventors: Scott P. Cutler, Jonah M. Alben
-
Patent number: 6806854Abstract: An active matrix display comprises an active matrix 1 and a digital data driver 30 formed on a common substrate 100 by a common integration process. The driver 30 comprises a serial to parallel converter 20 having m registers forming at least one set for storing display data for m picture elements, where m is less than the number M of data lines of the matrix 1. The outputs of the registers are connected to m digital/analogue converters 21 whose outputs are connected to m bus lines 50 of an m phase analogue driver 22 in the form of a switching network. The switching network connects in turn groups of m physically adjacent data lines of the matrix 1 to the m bus line, respectively.Type: GrantFiled: September 4, 2001Date of Patent: October 19, 2004Assignee: Sharp Kabushiki KaishaInventors: Graham Andrew Cairns, Michael James Brownlow
-
Patent number: 6781589Abstract: An apparatus and method for extracting and loading data to/from a buffer are described. The method includes the selection of data from a data buffer in response to execution of a data access instruction. The data buffer includes a plurality of data storage devices, one or more of which initially contain the selected data. Accordingly, the plurality of data storage devices form a single address space that is addressable at a bit-level. When the selected data spans from a source data storage device to a next data storage device of the data buffer, a portion of the selected data from source data storage device is concatenated with a remaining portion of the selected data from the next data storage device to form the selected data as a contiguous unit. Finally, once the selected data is formed, the selected data is stored within a destination data storage device.Type: GrantFiled: September 6, 2001Date of Patent: August 24, 2004Assignee: Intel CorporationInventors: William W. Macy, Matthew Holliman, Eric Debes, Yen-Kuang Chen
-
Patent number: 6781590Abstract: A graphic processing system having a main memory for storing a program and information corresponding to pixels, a main processor for executing a program transferred from the main memory or from external to control the system, display/output devices for outputting graphic information attained by a control of pixels arranged in a plurality of dimensions, a frame buffer for storing information corresponding to pixels output to the display/output devices, and a graphic processor for receiving a command and parameter information from the main memory and/or the main processor, for generating character and graphic data in accordance with a predetermined processing procedure, and for performing a transfer control including an execution of a drawing processing to transfer generated data through first and second address buses and first and second data buses to the main memory and/or frame buffer.Type: GrantFiled: November 19, 2001Date of Patent: August 24, 2004Assignees: Hitachi, Ltd., Hitachi Engineering Co., Ltd.Inventors: Koyo Katsura, Shigeru Matsuo, Jun Sato, Takashi Sone, Yoshikazu Yokota, Masahiko Kikuchi
-
Patent number: 6778178Abstract: A graphic accelerator interface device for a computer is provided. The accelerator has a host data path that includes a plurality of comparators, each assigned to permit os/application access to a different “surface” which is defined by an address range corresponding to a block of data in a frame buffer. Unlike the prior art, an access flag register is associated with the host data path such that each surface assigned to a comparator has associated read and write flags. Whenever a read or a write occurs to one of the assigned surfaces via the host data path, the corresponding flag is set. Preferably, for os/application access, the surfaces contain data in an untiled format which the graphic accelerator uses in a tiled format. The invention affords more efficient, i.e.Type: GrantFiled: November 13, 2000Date of Patent: August 17, 2004Assignee: ATI International, SRLInventors: Indra Laksono, David I. J. Glen, Philip J. Rogers, Anthony D. Scarpino
-
Patent number: 6778179Abstract: An external cache management unit for use with a 3D-RAM frame buffer and suitable for use in a computer graphics system is described. The unit may reduce power consumption within the 3D-RAM by performing partial block write-back according to status information stored in an array of dirty tag bits. Periodic level one cache block cleansing is provided for during empty memory cycles.Type: GrantFiled: October 3, 2001Date of Patent: August 17, 2004Assignee: Sun Microsystems, Inc.Inventors: Michael G. Lavelle, Ewa M. Kubalska, Yan Yan Tang
-
Patent number: 6774904Abstract: A method and apparatus updates video graphics changes of a managed computer to a remote computer. These updates may be performed independent of the operating system. In one embodiment, the screen (e.g., frame buffer) of the managed computer is divided into a number of blocks. A remote management controller snoops a bus coupling a processor to a video graphics controller to determine whether the processor has changed the contents of some blocks. If so, the location of the first changed block and the last changed block is stored in a pair of registers. The registers are periodically checked during the normal row-by-row scanning of the blocks. If the registers contain information indicating that a portion of the frame buffer has been changed, the remote management controller may temporarily terminate normal scanning in favor of scanning the changed portion.Type: GrantFiled: January 4, 2002Date of Patent: August 10, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Theodore F. Emerson, Don A. Dykes
-
Patent number: 6766410Abstract: A system and method for reordering data fragments to facilitate reads from a DDR SDRAM where the fragments are placed into a first and second data fragment buffer such that the data fragments are in sequential addresses whereby the second data read on the trailing edge of the clock cycle will read the proper data fragment.Type: GrantFiled: June 10, 2002Date of Patent: July 20, 2004Assignee: 3Dlabs, Inc., Ltd.Inventor: Stewart Carlton
-
Patent number: 6753866Abstract: A parallel processing processor for processing images including &agr; data indicative of pixel transparency. The parallel processing processor comprises: a plurality of execution units for executing in parallel arithmetic and logical operations under control of a single instruction; general purpose registers which are connected to the execution units via a data path, which input data to the execution units and which receive results of operations from the execution units; &agr; data dedicated registers which are connected to the execution units via another data path and which input data to the execution units; and a control circuit for directing data from the general purpose registers and &agr; data dedicated registers into each of the execution units under control of a single instruction.Type: GrantFiled: April 15, 2003Date of Patent: June 22, 2004Assignee: Renesas Technology Corp.Inventors: Yoshinori Suzuki, Junichi Kimura
-
Patent number: 6753874Abstract: A method and apparatus for packing and unpacking pixels using a shift-down register and a shift-up register. In general, the shift-down register and shift-up register have the same bit storage capacity. In addition, the shift-down register and the shift-up register have a bit storage capacity larger in size than the bit storage capacity of the memory device from which the pixels are unpacked, or to which the pixels are packed.Type: GrantFiled: August 4, 2000Date of Patent: June 22, 2004Assignee: Microsoft CorporationInventors: Jeff S. Ford, Arthur McKinney, Craig Jordan
-
Patent number: 6747658Abstract: The present invention optimizes graphics performance during zone rendering by providing an automatic management of bin memory between the binning and rendering phases. Embodiments of the present invention provide a mechanism by which the binner and renderer automatically share a pool of physical memory pages in order to build bin buffers and recycle them after they have been used in rendering. This is performed in such a fashion that multiple binned scenes can be queued up concurrently, with no requirement for software intervention except under exceptional conditions. The need for software management of zone rendering bin buffer memory is thus eliminated. Multiple scenes for binning and rendering can also be queued without software intervention.Type: GrantFiled: December 31, 2001Date of Patent: June 8, 2004Assignee: Intel CorporationInventors: Peter L. Doyle, Aditya Sreenivas
-
Patent number: 6741257Abstract: A host writes graphics commands and data to programmable registers through a command FIFO that is read by a graphics controller or BitBlt engine. Rather than write an address and a data value for each register programmed, the host writes one address, one index, and several data values. The address points to an index register. The index is a mapping index word with several multi-bit mapping fields. Each multi-bit mapping field in the index identifies a register to be programmed with one of the data values. Since N bits are used for each mapping field, the mapping field can select one register in a bank of 2N−1 registers. The registers in the bank can be programmed in any order, and registers can be skipped. Since only one index is stored in the command FIFO for programming several registers, less memory space and fewer bus cycles are required.Type: GrantFiled: January 20, 2003Date of Patent: May 25, 2004Assignee: NeoMagic Corp.Inventor: John Y. Retika
-
Patent number: 6717583Abstract: In order to reduce degradation of the processing performance of the data processor due to use of a part of the main memory as a display frame buffer, when an access request to the memory 200 is generated from the CPU 310, the memory controller 400 holds it once, requests the display controller 560 to stop the access to the memory 200 which is in execution, when data to the access executed already is transferred from the memory 200, holds it, and transfers the access request from the CPU bus 310 which is held by the memory 200. When the access from the CPU bus 310 ends, the memory controller 400 restarts the access stopped in the display controller 560 and passes the held data to the display controller 560.Type: GrantFiled: November 26, 2001Date of Patent: April 6, 2004Assignee: Hitachi, Ltd.Inventors: Tetsuya Shimomura, Shigeru Matsuo, Koyo Katsura, Tatsuki Inuzuka, Yasuhiro Nakatsuka
-
Patent number: 6697076Abstract: Methods and apparatuses for mapping a logical address to a physical address, in a data processing system having at least one host processor with host processor cache and host memory. In one aspect of the invention, an exemplary method includes translating a memory access request from logical addresses to physical addresses through a memory mapping mechanism, determining whether the physical address is configured for cache coherent access, if so, transmitting the request to cache coherent interface, and otherwise, transmitting the request to cache non-coherent interface. Other methods and apparatuses are also described.Type: GrantFiled: December 31, 2001Date of Patent: February 24, 2004Assignee: Apple Computer, Inc.Inventors: Sushma Shrikant Trivedi, Joseph P. Bratt
-
Publication number: 20030189572Abstract: A parallel processing processor for processing images including &agr; data indicative of pixel transparency. The parallel processing processor comprises: a plurality of execution units for executing in parallel arithmetic and logical operations under control of a single instruction; general purpose registers which are connected to the execution units via a data path, which input data to the execution units and which receive results of operations from the execution units; &agr; data dedicated registers which are connected to the execution units via another data path and which input data to the execution units; and a control circuit for directing data from the general purpose registers and &agr; data dedicated registers into each of the execution units under control of a single instruction.Type: ApplicationFiled: April 15, 2003Publication date: October 9, 2003Applicant: Hitachi, Ltd.Inventors: Yoshinori Suzuki, Junichi Kimura
-
Publication number: 20030184551Abstract: A circuit for outputting area pattern bits from an area pattern array. The circuit includes a first stage, second stage and third stage. The first stage is configured to output N adjacent scan lines from a 2N×2N area pattern array based on a first address. N is a positive integer. The second stage is configured to receive the N adjacent scanlines and to select an N×N block from the N adjacent scanlines based on a second address. The third stage is configured to (a) select an (N/2)×N region of bits from the N×N block and load bits of the (N/2)×N region into a set of pixel tag outputs in a first mode, and (b) select an N×(N/2) region of bits from the N×N block and load bits of the N×(N/2) region into the set of pixel tag outputs in a second mode.Type: ApplicationFiled: March 12, 2003Publication date: October 2, 2003Applicant: Sun Microsystems, Inc.Inventors: Steven M. Kurihara, Charles F. Patton
-
Patent number: 6628293Abstract: A format varying computing system including a computer linked to a display and input device, the computer including memory devices linked to a processing unit and a set of counters residing in the processing unit and linked to the memory devices, the set of counters defining a symbol residing in the memory devices.Type: GrantFiled: February 23, 2001Date of Patent: September 30, 2003Inventor: Mary Susan Huhn Eustis
-
Publication number: 20030179209Abstract: Methods and apparatus for use with AGP-capable computer systems are disclosed. Since each AGP-capable chipset can have a unique range of graphics port aperture sizes that it supports, current graphics port aperture drivers are chipset-specific, with hard-coded tables of supported graphics aperture sizes. Described herein is a driver that dynamically ascertains the range of supported graphics aperture port sizes for an attached AGP-capable chipset, thus allowing this driver to be ported between different chipsets without manual reconfiguration and recompiling. The method employed in the driver sends one or more test aperture size values to a register resident in the chipset, and then reads what is written to see if the chipset changed any of the bits of the test value. The method infers supported sizes from examining which, if any bits, were changed by the chipset.Type: ApplicationFiled: March 21, 2002Publication date: September 25, 2003Inventor: Sunil A. Kulkarni
-
Publication number: 20030169266Abstract: A graphics drawing apparatus able to reduce the amount of data transferred, able to realize a lower power consumption, and consequently able to achieve an improvement of performance of the system as a whole, provided with address generator for automatically generating addresses of drawing parameter registers required for the drawing in a defined sequence of drawing parameters according to address data and a specified drawing type; a register address selector for selecting either of the address data for specifying the register addresses of the address generator transferred through a general purpose bus or the address data for specifying the register address of the address generator by an former engine and inputting the same to the address generator; and a drawing data selector for selecting either of the drawing parameter data transferred through the general purpose bus or the drawing parameter data from the former engine and inputting the same to the drawing engine, and a method of the same.Type: ApplicationFiled: December 27, 2002Publication date: September 11, 2003Inventors: Hideaki Tomikawa, Junichi Fujita
-
Publication number: 20030169264Abstract: A method and apparatus updates video graphics changes of a managed computer to a remote computer. These updates may be performed independent of the operating system. In one embodiment, the screen (e.g., frame buffer) of the managed computer is divided into a number of blocks. A remote management controller snoops a bus coupling a processor to a video graphics controller to determine whether the processor has changed the contents of some blocks. If so, the location of the first changed block and the last changed block is stored in a pair of registers. The registers are periodically checked during the normal row-by-row scanning of the blocks. If the registers contain information indicating that a portion of the frame buffer has been changed, the remote management controller may temporarily terminate normal scanning in favor of scanning the changed portion.Type: ApplicationFiled: January 4, 2002Publication date: September 11, 2003Inventors: Theodore F. Emerson, Don A. Dykes
-
Patent number: 6611941Abstract: A method of testing a plurality of registers in a RAMDAC, each of the registers having a plurality of bits. First, the bits of the registers are all reset to a first logic state. Then, one logic pattern is written to the registers so as to convert one bit of one of the registers into a second logic state and immediately read out. If the read logic pattern differs from the written logic pattern, an error message will be prompted. The steps are repeated until the testing of each of the bits of the registers is completed.Type: GrantFiled: October 6, 1999Date of Patent: August 26, 2003Assignee: Inventec CorporationInventor: Yu-Chuan Chang
-
Patent number: 6593932Abstract: A system for implementing a graphics address remapping table as a virtual register in system memory. The remappinig table includes virtual registers that each store a target index that references a block of the system memory that stores graphics data using an indirect addressing scheme that enables the individual virtual registers of the remapping table to be accessed in response to a transaction request. Accessing a selected virtual register indirectly requested by the transaction request enables the access to the graphics data pointed to by the selected virtual register.Type: GrantFiled: February 27, 2001Date of Patent: July 15, 2003Assignee: Micron Technology, Inc.Inventor: A. Kent Porterfield
-
Patent number: 6590579Abstract: A system and method is provided for mipmap texturing in which texture tiles are mapped into sets of a set-associative texture cache for use in displaying a graphic primitive. When a miss occurs, a new texture tile is called from main memory to replace a texture tile which is not shared between the segment being traversed and the next segment to be traversed and which is the “least recently used”. This is accomplished by maintaining a record for each cache line describing the texture tile it contains and replacing the texture tile which is the “least likely to be reused”.Type: GrantFiled: September 18, 2000Date of Patent: July 8, 2003Assignee: S3 Graphics Co., Ltd.Inventors: Zhou Hong, Konstantine Iourcha, Lin Chen
-
Publication number: 20030122836Abstract: The present invention optimizes graphics performance during zone rendering by providing an automatic management of bin memory between the binning and rendering phases. Embodiments of the present invention provide a mechanism by which the binner and renderer automatically share a pool of physical memory pages in order to build bin buffers and recycle them after they have been used in rendering. This is performed in such a fashion that multiple binned scenes can be queued up concurrently, with no requirement for software intervention except under exceptional conditions. The need for software management of zone rendering bin buffer memory is thus eliminated. Multiple scenes for binning and rendering can also be queued without software intervention.Type: ApplicationFiled: December 31, 2001Publication date: July 3, 2003Inventors: Peter L. Doyle, Aditya Sreenivas
-
Patent number: 6580411Abstract: If a clock signal ck is “H” and an input pulse signal in (first control signal) is “H”, then n-type transistors M15 and M16 are turned on to make an output node/OUT have the GND level. Then, a p-type transistor M12 is turned on to make an output node OUT have a Vcc (16 V) level. Thus, a latch circuit LAT operates as a level shifter circuit when first and second control signals and the clock signal ck are at “H” and operates as a level hold circuit in any other case. Therefore, the shift register circuit constructed of the latch circuit LAT functions as a low-voltage interface, and the input of the clock signal ck is stopped when the latch circuit LAT is inactive, so that the load and the consumption of power of the clock signal line are reduced.Type: GrantFiled: April 27, 1999Date of Patent: June 17, 2003Assignee: Sharp Kabushiki KaishaInventors: Yasushi Kubota, Hajime Washio, Ichiro Shiraki, Kazuhiro Maeda, Yasuyoshi Kaise
-
Patent number: 6570570Abstract: A parallel processing processor for processing images including &agr; data indicative of pixel transparency. The parallel processing processor comprises: a plurality of execution units for executing in parallel arithmetic and logical operations under control of a single instruction; general purpose registers which are connected to the execution units via a data path, which input data to the execution units and which receive results of operations from the execution units; &agr; data dedicated registers which are connected to the execution units via another data path and which input data to the execution units; and a control circuit for directing data from the general purpose registers and &agr; data dedicated registers into each of the execution units under control of a single instruction.Type: GrantFiled: July 19, 1999Date of Patent: May 27, 2003Assignee: Hitachi, Ltd.Inventors: Yoshinori Suzuki, Junichi Kimura
-
Patent number: 6545684Abstract: A size of a tile of memory is determined, where a tile is a segment of the memory having a dimension that is less than a pitch of the memory. Data is then stored in the tile. To access the data, a graphics processor obtains an indication (from a configuration register) that the memory is tiled, and accesses the data stored in the tile before accessing other segments of the memory.Type: GrantFiled: December 29, 1999Date of Patent: April 8, 2003Assignee: Intel CorporationInventors: Joseph M. Dragony, Prashant Sethi
-
Patent number: 6542160Abstract: The present invention is a method and apparatus to re-generate a displayed image. Graphic information is retrieved from a first storage. A graphic controller uses the graphic information to generate the displayed image. The first storage is accessible to a processor and the graphic controller. The graphic information is stored in a second storage which is accessible to the processor. The stored graphic information is retrieved from the second storage. The stored graphic information is written to the first storage to cause the graphic controller to re-generate the displayed image.Type: GrantFiled: June 18, 1999Date of Patent: April 1, 2003Assignee: Phoenix Technologies Ltd.Inventor: Jean-Paul Abgrall
-
Patent number: 6538657Abstract: A high-performance band combine function to transform a source image of n bands to a destination image of m bands. A source image vector is multiplied with a transformation matrix having n+1 columns and m rows. The values in the transformation matrix may be user-selected. The product of the source image and the transformation matrix is a destination image vector. The destination image vector may be displayed on a computer monitor. To perform the function in a digital system, the pixels of the source image are converted to a partitioned format. The source image is multiplied with the transformation matrix values using partitioned arithmetic. In the digital system, a plurality of partitioned arithmetic operations may be performed in parallel.Type: GrantFiled: May 23, 2000Date of Patent: March 25, 2003Assignee: Sun Microsystems, Inc.Inventors: Ihtisham Kabir, Raymond Roth, Jaijiv Prabhakaran
-
Patent number: 6535217Abstract: An integrated circuit for graphics processing that includes a configurable display interface includes video graphics circuitry, a data encoder, transmission circuitry and configuration registers. The video graphics circuitry produces video data that is formatted to drive a display. The data encoder is operably coupled to the video graphics circuitry and encodes the digital video data to produce transmission data. The transmission data is then provided to the transmission circuitry operably coupled to the data encoder. The transmission circuitry combines the transmission data with control information that is retrieved from registers included in the integrated circuit. The transmission circuitry transmits the transmission data over a plurality of differential signals, where the swing amplitude of the differential signals is configured using additional registers included in the integrated circuit.Type: GrantFiled: January 20, 1999Date of Patent: March 18, 2003Assignee: ATI International SrlInventors: David Chih, Erwin Pang
-
Publication number: 20030043156Abstract: An apparatus and method for extracting and loading data to/from a buffer are described. The method includes the selection of data from a data buffer in response to execution of a data access instruction. The data buffer includes a plurality of data storage devices, one or more of which initially contain the selected data. Accordingly, the plurality of data storage devices form a single address space that is addressable at a bit-level. When the selected data spans from a source data storage device to a next data storage device of the data buffer, a portion of the selected data from source data storage device is concatenated with a remaining portion of the selected data from the next data storage device to form the selected data as a contiguous unit. Finally, once the selected data is formed, the selected data is stored within a destination data storage device.Type: ApplicationFiled: September 6, 2001Publication date: March 6, 2003Inventors: William W. Macy, Matthew Holliman, Eric Debes, Yen-Kuang Chen
-
Publication number: 20030043159Abstract: A resampling circuit and method where input sample values for samples arranged along a row of a source image are received by a row resampling circuit. The row resampling circuit calculates row output values which are provided to a column resampling circuit that calculates output sample values therefrom. The column resampling circuit includes a shift register that receives the row output values and shifts the row output values through the shift register as the row output samples are calculated. The shift register has a plurality of evenly spaced sample output terminals from which the row output values are sampled by an interpolation circuit for calculation of the output sample values.Type: ApplicationFiled: August 30, 2001Publication date: March 6, 2003Inventor: Keith R. Slavin
-
Publication number: 20030038810Abstract: A predictive optimizing unit for use with an interleaved memory and suitable for use in a computer graphics system is described. The unit maintains a queue of pending requests for data from the memory, and prioritizes precharging and activating interleaves with pending requests. Interleaves which are in a ready state may be accessed independently of the precharging and activation of non-ready interleaves.Type: ApplicationFiled: August 27, 2001Publication date: February 27, 2003Inventor: Brian D. Emberling
-
Patent number: 6525738Abstract: A system and method for decoupling graphics operations from a host processor to improve the efficiency of graphics rendering and free the host processor for other essential tasks. A processing system includes a host processor, a memory, a display list processor (DLP), graphics accelerators and display hardware. The host processor builds display lists generated by graphics applications and stores the display lists in the memory. The display lists include hardware function directives and control directives. The DLP accesses the memory to process the display lists, issuing the hardware function directives to the accelerators to generate display data.Type: GrantFiled: July 16, 1999Date of Patent: February 25, 2003Assignee: International Business Machines CorporationInventors: Robert J. Devins, Robert S. Horton, Paul M. Schanely
-
Publication number: 20030034975Abstract: A method and apparatus are provided for a lighting system for graphics processing. Included is a plurality of input buffers adapted for being coupled to a transform system for receiving vertex data therefrom. The input buffers include a first input buffer, a second input buffer and a third input buffer. An input of the first buffer, the second input buffer and the third input buffer are coupled to an output of the transform system. Further included is a multiplication logic unit having a first input coupled to an output of the first input buffer and a second input coupled to an output of the second input buffer. An arithmetic logic unit has a first input coupled to an output of the second input buffer. The arithmetic logic unit further has a second input coupled to an output of the multiplication logic unit. An output of the arithmetic logic unit is coupled to the output of the lighting system.Type: ApplicationFiled: October 26, 2001Publication date: February 20, 2003Applicant: nVIDIA CORPORATIONInventors: John Erik Lindholm, Simon Moy
-
Patent number: 6515648Abstract: There is provided a driving circuit which is simple and has a small occupied area. A shift register circuit of the present invention includes a plurality of register circuits. Each of the register circuits includes a clocked inverter circuit and an inverter circuit. Both are connected in series with each other so that an output signal of the clocked inverter circuit becomes an input signal of the inverter circuit. Further, the register circuit includes a signal line by which an output signal of the inverter circuit is transmitted. Since a number of elements are connected to the signal line and parasitic capacitance is large, it has a high load. The shift register circuit of the present invention uses the fact that since the parasitic capacitance of the signal line is large, it has a high load.Type: GrantFiled: August 29, 2000Date of Patent: February 4, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yukio Tanaka, Keisuke Hayashi
-
Patent number: 6492992Abstract: A data processing apparatus which processes data held in memory. The data processing apparatus includes an address operation unit which obtains an address to read one-word data from the memory, wherein the one-word data is a unit of data access to the memory, and a logical operation unit which determines a content of an operation on a field basis based on information which designates the number of bits per field to construct one-word data with a plurality of fields having a same number of bits. The logical operation unit, based on the content thus determined, performs the operation in parallel on the fields of the one-word data read from the memory by the address thus obtained.Type: GrantFiled: August 21, 2001Date of Patent: December 10, 2002Assignees: Hitachi, Ltd., Hitachi Engineering Co., Ltd.Inventors: Koyo Katsura, Hideo Maejima, Hisashi Kajiwara
-
Patent number: 6466221Abstract: A data processor comprising: a bus control circuit adapted to be interfaced with a synchronous DRAM which can be accessed in synchronism with a clock signal; a plurality of data processing modules coupled to said bus control circuit for producing data and addresses for accessing a memory; and a clock driver for feeding intrinsic operation clocks to said data processing modules and for feeding the clock signal for accessing said memory in synchronism with the operations of said data processing modules to be operated by the operation clock signals, to the outside.Type: GrantFiled: June 13, 2001Date of Patent: October 15, 2002Assignee: Hitachi, Ltd.Inventors: Jun Satoh, Kazushige Yamagishi, Keisuke Nakashima, Koyo Katsura, Takashi Miyamoto, Mitsuru Watabe, Kenichiroh Ohmura
-
Patent number: 6456290Abstract: An interface for a graphics system includes simple yet powerful constructs that are easy for an application programmer to use and learn. Features include a unique vertex representation allowing the graphics pipeline to retain vertex state information and to mix indexed and direct vertex values and attributes; a projection matrix value set command; a display list call object command; and an embedded frame buffer clear/set command.Type: GrantFiled: June 22, 2001Date of Patent: September 24, 2002Assignee: Nintendo Co., Ltd.Inventors: Vimal Parikh, Robert Moore, Howard Cheng
-
Patent number: 6452601Abstract: A computer system and an associated graphics adapter that includes one or more processors connected to a host bus. A system memory is accessible from the host bus via a memory controller and an I/O bridge is coupled between the host bus and an I/O bus. The computer system further includes a frame buffer suitable for storing a representation of a graphic image and the graphics adapter connected to the I/O bus. The graphics adapter includes means for receiving host pixel data that is formatted, according to a host format defining the ordering and width of a set host components, as a set of host component values. The adapter also has means for transforming the host pixel data into frame buffer pixel data where the frame buffer pixel data is formatted, according to a frame buffer format defining the ordering and width of a set of frame buffer components, as a set of frame buffer component values.Type: GrantFiled: May 20, 1999Date of Patent: September 17, 2002Assignee: International Business Machines CorporationInventors: Richard Anthony Marino, Mark Ernest Van Nostrand
-
Patent number: 6452599Abstract: A method and apparatus for generating a specific computer hardware component exception handler and emulating memory accesses to such a hardware component include processing steps that begin by determining whether an address of a CPU instruction is within the address space of the computer hardware component. When the address is within the address space of the computer hardware component, the address and data size are saved in emulation registers. The processing then continues by entering a software exception handler to process the memory access requests directed to the computer hardware component based on the data size. The processing within the software exception handler begins by reading from a plurality of computer hardware component registers to obtain a register setting. The processing then continues by generating a specific computer hardware component function based on the register settings. The processing then continues by storing the specific computer hardware component function in cache memory.Type: GrantFiled: November 30, 1999Date of Patent: September 17, 2002Assignee: ATI International SRLInventor: Paul W. Campbell
-
Patent number: 6452600Abstract: An interface for a graphics system includes simple yet powerful constructs that are easy for an application programmer to use and learn. Features include a unique vertex representation allowing the graphics pipeline to retain vertex state information and to mix indexed and direct vertex values and attributes; a projection matrix value set command; a display list call object command; and an embedded frame buffer clear/set command.Type: GrantFiled: November 28, 2000Date of Patent: September 17, 2002Assignee: Nintendo Co., Ltd.Inventors: Vimal Parikh, Robert Moore, Howard Cheng
-
Patent number: RE37944Abstract: A single chip display processor comprised of a dynamic random access memory (DRAM) for storing at least one of graphics and video pixel data, a pixel data unit (PDU) for processing the pixel data, integrated in the same integrated circuit (IC) chip as the DRAM, the IC chip further comprising a massively parallel bus for transferring blocks of pixel data at the same time from the DRAM to the PDU, whereby the PDU can process the blocks of pixel data for subsequent display of processed pixel data.Type: GrantFiled: November 5, 1999Date of Patent: December 31, 2002Assignee: 3612821 Canada Inc.Inventors: Dennis A. Fielder, James H. Derbyshire, Peter B. Gillingham, Randy R. Torrance, Cormac M. O'Connell