Electrically Conductive Adhesive Patents (Class 438/119)
-
Patent number: 8865523Abstract: A method of making a semiconductor packaged device comprises mounting onto a lead frame a bottom of a molded semiconductor chip having a first plastic package body covering a top face of a semiconductor chip, encapsulating the lead frame and the semiconductor chip with a second plastic package body with top surfaces of conductive contact bodies electrically connected to electrodes on the top surface of the semiconductor chip exposed and plating conductive pads on a top surface of the assembly structure to provide external electrical connections to the electrodes through the conductive contact bodies.Type: GrantFiled: March 15, 2013Date of Patent: October 21, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yueh-Se Ho, Yan Xun Xue, Jun Lu, Lei Shi, Liang Zhao, Ping Huang
-
Publication number: 20140291870Abstract: A resin composition excellent in both characteristics of preservation stability and connection reliability is provided by a resin composition that contains (a) an epoxy compound, (b) a microcapsule type hardening acceleration agent, and (c) an inorganic particle whose surface is modified with a compound that has an unsaturated double bond.Type: ApplicationFiled: October 24, 2012Publication date: October 2, 2014Inventors: Yoichi Shimba, Koichi Fujimaru, Toshihisa Nonaka
-
Publication number: 20140264795Abstract: A quad flat no-lead (QFN) packaging structure. The QFN packaging structure includes a metal substrate, a first die coupled to a top surface of the metal substrate, and a plurality of I/O pads formed on the metal substrate, and extending to the proximity of the die. The no-exposed-pad QFN packaging structure also includes a first metal layer containing a plurality of inner leads corresponding to the plurality of I/O pads and extending to proximity of the die and is formed on the metal substrate by a multi-layer electrical plating process. Further, the no-exposed-pad QFN packaging structure includes metal wires connecting the die and the plurality of inner leads, and a second metal layer formed on a back surface of the plurality of I/O pads.Type: ApplicationFiled: May 28, 2014Publication date: September 18, 2014Applicant: Jiangsu Changjiang Electronics Technology Co., Ltd.Inventors: Xinchao WANG, Zhizhong LIANG
-
Patent number: 8828804Abstract: An electronic device and fabrication of an electronic device. One embodiment provides applying a paste including electrically conductive particles to a surface of a semiconductor wafer. The semiconductor wafer is singulated with the electrically conductive particles for obtaining a plurality of semiconductor chips. At least one of the plurality of semiconductor chips is placed over a carrier with the electrically conductive particles facing the carrier. The electrically conductive particles are heated until the at least one semiconductor chip adheres to the carrier.Type: GrantFiled: April 30, 2008Date of Patent: September 9, 2014Assignee: Infineon Technologies AGInventors: Ivan Nikitin, Alexander Heinrich, Stefan Landau
-
Patent number: 8823164Abstract: A chip packaging apparatus includes a substrate, a load frame attached to the substrate by an adhesive material, the load frame being formed to define an aperture and a semiconductor chip mounted on the substrate within the aperture. A thickness of the adhesive material between the load frame and the substrate is varied and adjusted such that a surface of the load frame opposite the substrate is disposed substantially in parallel to a surface of the chip opposite the substrate.Type: GrantFiled: October 28, 2011Date of Patent: September 2, 2014Assignee: International Business Machines CorporationInventors: Evan G. Colgan, Michael A. Gaynes, Jeffrey A. Zitz
-
Publication number: 20140242757Abstract: An adhesive composition for a pre-applied underfill sealant comprising: (a) a radical polymerizable monomer having one or more functional groups selected from the group consisting of vinyl group, maleimide group, acryloyl group, methacryloyl group and allyl group, (b) a polymer having a polar group, (c) a filler, and (d) a thermal radical initiator.Type: ApplicationFiled: May 1, 2014Publication date: August 28, 2014Applicants: HENKEL IP & HOLDING GMBH, HENKEL JAPAN LIMITEDInventors: Sugiura Yoko, Horiguchi Yusuke, Mieko Sano, Gina Hoang
-
Patent number: 8815646Abstract: A semiconductor device is formed by molding using a resin with a semiconductor element and one or two heat dissipating plates contained therein, said one or two heat dissipating plates being disposed to face one surface or both the surfaces of the semiconductor element. An intermediate layer is formed by spraying a metal powder to the semiconductor element and to one of or both of the heat dissipating plates using a cold spray method, and the semiconductor element and the heat dissipating plate are bonded together using a solder with the intermediate layer therebetween.Type: GrantFiled: May 18, 2012Date of Patent: August 26, 2014Assignee: Toyota Jidosha Kabushiki KaishaInventor: Hirotaka Ohno
-
Patent number: 8815645Abstract: A multi-chip stacking method to reduce voids between stacked chips is revealed. A first chip is disposed on a substrate, and a plurality of first bonding wires are formed by wire bonding to electrically connect the first chip and the substrate. A second chip is disposed on an active surface of the first chip where a FOW (film over wire) adhesive is formed on a back surface of the second chip. The FOW adhesive partially encapsulates the first bonding wires and adheres to the active surface of the first chip. Then, the substrate is placed in a pressure oven to provide a positive pressure greater than one atm during thermally curing the FOW adhesive with exerted pressures. Accordingly, voids can be reduced inside the FOW adhesive during the multi-chip stacked processes where issues of poor adhesion and popcorn between chips can be avoided.Type: GrantFiled: December 5, 2011Date of Patent: August 26, 2014Assignee: Walton Advanced Engineering, Inc.Inventors: Kuo-Yuan Lee, Yung-Hsiang Chen, Wen-Chun Chiu
-
Patent number: 8811031Abstract: A multichip module comprising: a base substrate; a wiring board disposed on the base substrate and having a wiring pattern; an adhesive layer configured to bond the base substrate to the wiring board while maintaining an electrical connection between the base substrate and the wiring board; and a plurality of chips connected to a surface of the wiring board, the surface being opposite the adhesive layer, wherein, assuming that ? is a coefficient of thermal expansion of the wiring board, ? is a coefficient of thermal expansion of the base substrate, and ? is a coefficient of thermal expansion of the adhesive layer, the relationship ?<?<? is satisfied.Type: GrantFiled: August 9, 2010Date of Patent: August 19, 2014Assignee: Fujitsu LimitedInventors: Masateru Koide, Daisuke Mizutani
-
Patent number: 8790964Abstract: A device comprising a substrate, an integrated circuit (IC) die attached to the substrate on one side, a plurality of contact pads on an active side of the IC die, a plurality of thermally and electrically conductive legs, each of the legs attached to a respective one of the contact pads, and an encapsulating material formed around the substrate, the IC die, and a portion of the legs. A contact end of each of the legs is exposed, and one of the contact ends conducts a signal from a transistor in the IC die.Type: GrantFiled: June 29, 2012Date of Patent: July 29, 2014Assignee: Freescale Semiconductor, Inc.Inventor: Min Ding
-
Patent number: 8790962Abstract: A semiconductor device is made by forming an interconnect structure over a substrate. A semiconductor die is mounted to the interconnect structure. The semiconductor die is electrically connected to the interconnect structure. A ground pad is formed over the interconnect structure. An encapsulant is formed over the semiconductor die and interconnect structure. A shielding cage can be formed over the semiconductor die prior to forming the encapsulant. A shielding layer is formed over the encapsulant after forming the interconnect structure to isolate the semiconductor die with respect to inter-device interference. The shielding layer conforms to a geometry of the encapsulant and electrically connects to the ground pad. The shielding layer can be electrically connected to ground through a conductive pillar. A backside interconnect structure is formed over the interconnect structure, opposite the semiconductor die.Type: GrantFiled: March 18, 2013Date of Patent: July 29, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Rui Huang, Yaojian Lin
-
Patent number: 8772088Abstract: In a high frequency module, electronic components are mounted on a mounting surface of a collective substrate including a plurality of unit substrates that include a via conductor electrically conducted to a ground potential in a peripheral portion thereof, and the mounting surface and the electronic components are encapsulated with an encapsulation layer. The collective substrate is cut on the encapsulation layer side, thereby forming a half-cut groove penetrating through the encapsulation layer and extending halfway along the collective substrate in a thickness direction such that the via conductor is exposed only at a bottom surface of the half-cut groove. A conductive shield layer is formed to cover the encapsulation layer and is electrically conducted to the exposed via conductor. The collective substrate is then cut into individual unit substrates each including the conductive shield layer electrically conducted to the ground potential through the via conductor.Type: GrantFiled: February 7, 2012Date of Patent: July 8, 2014Assignee: Murata Manufacturing Co., Ltd.Inventor: Takayuki Horibe
-
Publication number: 20140183755Abstract: A semiconductor package is provided, which includes a carrier having a mounting area and at least a grounding pad; a substrate body having opposite first and second surfaces and a plurality of conductive vias each having a first end exposed from the first surface and a second end opposite to the first end, the substrate body being disposed on the mounting area of the carrier through the second surface thereof; a metal layer formed on the first surface of the substrate body and exposing the first ends of the conductive vias; a conductive body electrically connecting the metal layer and the grounding pad; and a semiconductor element disposed on the substrate body and electrically connected to the first ends of the conductive vias, thereby achieving an EMI shielding effect to prevent interference between electromagnetic waves or electrical signals of the substrate body and the semiconductor element.Type: ApplicationFiled: April 29, 2013Publication date: July 3, 2014Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Fu-Tang Huang, Chun-Chi Ke
-
Publication number: 20140179065Abstract: A method of manufacturing a semiconductor device includes attaching a curable film to a first connection member including a first circuit terminal, attaching a conductive film to a second connection member including a second circuit terminal, and thermally compressing the first connection member to the second connection member, with the first connection member and the second connection member placed such that the curable film and the conductive film face each other.Type: ApplicationFiled: December 3, 2013Publication date: June 26, 2014Inventors: Kil Yong LEE, Jae Sun HAN, Jong Hyuk EUN
-
Patent number: 8758546Abstract: A buffer film for multi-chip packaging which does not cause out of alignment during multi-chip packaging and ensures favorable connection reliability has a structure in which a heat-resistant resin layer having a linear expansion coefficient of 80 ppm/° C. or less and a flexible resin layer made of a resin material having a Shore A hardness according to JIS K6253 of 10 to 80 are laminated. A multi-chip module can be produced by aligning a plurality of chip devices on a substrate through an adhesive to perform temporary adhesion, disposing the buffer film for multi-chip packaging between the chip devices and a bonding head so that the heat-resistant resin layer is on a chip device side, and connecting the plurality of chip devices with the substrate by applying heat and pressure to the chip devices toward the substrate with the bonding head.Type: GrantFiled: September 12, 2011Date of Patent: June 24, 2014Assignee: Dexerials CorporationInventors: Akira Ishigami, Shiyuki Kanisawa, Hidetsugu Namiki, Hideaki Umakoshi, Masaharu Aoki
-
Patent number: 8759158Abstract: In aspects of the assembly jig and method of the invention, when a packaging substrate is curved concaving upward at temperatures of melting solder, the gap between the assembly jig and the packaging substrate can be made smaller than the dimension of the sum of the thickness of the semiconductor chip and the thickness of the melted solder by allowing a part of the bottom surface of the chip positioning piece to become always, or substantially always, in contact with the upper surface of the packaging substrate owing to the weight of the chip positioning jig itself. As a consequence, the semiconductor chip does not slip aside out of the opening of the chip positioning piece. Therefore, the semiconductor chip can be positioned accurately on the packaging substrate.Type: GrantFiled: December 4, 2013Date of Patent: June 24, 2014Assignee: Fuji Electric Co. LtdInventor: Hideaki Takahashi
-
Patent number: 8753922Abstract: A first semiconductor chip and a second semiconductor chip are overlapped with each other in a direction in which a first multilayer interconnect layer and a second multilayer interconnect layer are opposed to each other. When seen in a plan view, a first inductor and a second inductor are overlapped. The first semiconductor chip and the second semiconductor chip have non-opposed areas which are not opposed to each other. The first multilayer interconnect layer has a first external connection terminal in the non-opposed area, and the second multilayer interconnect layer has a second external connection terminal in the non-opposed area.Type: GrantFiled: January 15, 2013Date of Patent: June 17, 2014Assignee: Renesas Electronics CorporationInventors: Yasutaka Nakashiba, Kenta Ogawa
-
Publication number: 20140159256Abstract: An anisotropic conductive film, a method for preparing a semiconductor device, and a semiconductor device, the anisotropic conductive film including a base film, the base film having a storage modulus of 5,000 kgf/cm2 or less or a coefficient of thermal expansion of 50 ppm/° C. or less at 100° C. to 150° C.; and an adhesive layer on the base film, the adhesive layer containing conductive particles.Type: ApplicationFiled: November 4, 2013Publication date: June 12, 2014Inventors: Hyun Min CHOI, Young Woo PARK
-
Patent number: 8748226Abstract: A method for fixing a semiconductor chip on a circuit board is provided, which includes following steps. The circuit board is provided, which sequentially includes a substrate having a chip connecting portion, at least one metal wire and an insulating layer. An organic insulating material is formed on the insulating layer of the outside edge of the chip connecting portion. An anisotropic conductive film (ACF) is then formed to cover the chip connecting portion and a portion of the organic insulating material. Finally, a semiconductor chip is hot-pressed on the ACF. The organic insulating material formed on the insulating layer is used to prevent the metal wires beneath the insulating layer from occurring of corrosion. A semiconductor chip package structure is also provided.Type: GrantFiled: October 4, 2012Date of Patent: June 10, 2014Assignee: Chunghwa Picture Tubes, Ltd.Inventors: Chi-Chao Liu, Chih-Jui Wang, Long-Chi Chen
-
Patent number: 8748233Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; attaching a flip chip to the substrate; attaching a heat slug to the substrate and the flip chip; and forming a moldable underfill having a top underfill surface on the substrate, the flip chip, and the heat slug, the moldable underfill having a characteristic of being liquid at room temperature and the top underfill surface over the flip chip.Type: GrantFiled: June 21, 2011Date of Patent: June 10, 2014Assignee: Stats Chippac Ltd.Inventors: DaeSik Choi, Oh Han Kim, Jung Sell
-
Patent number: 8742559Abstract: To suppress the reduction in reliability of a resin-sealed semiconductor device. A first cap (member) and a second cap (member) with a cavity (space formation portion) are superimposed and bonded together to form a sealed space. A semiconductor including a sensor chip (semiconductor chip) and wires inside the space is manufactured in the following way. In a sealing step of sealing a joint part between the caps, a sealing member is formed of resin such that an entirety of an upper surface of the second cap and an entirety of a lower surface of the first cap are respectively exposed. Thus, in the sealing step, the pressure acting in the direction of crushing the second cap can be decreased.Type: GrantFiled: March 14, 2012Date of Patent: June 3, 2014Assignee: Renesas Electronics CorporationInventor: Noriyuki Takahashi
-
Patent number: 8735932Abstract: An LED includes a compound semiconductor structure having first and second compound layers and an active layer, first and second electrode layers atop the second compound semiconductor layer and connected to respective compound layers. An insulating layer is coated in regions other than where the first and second electrode layers are located. A conducting adhesive layer is formed atop the non-conductive substrate, connecting the same to the first electrode layer and insulating layer. Formed on one side surface of the non-conductive substrate and adhesive layer is a first electrode connection layer connected to the conducting adhesive layer. A second electrode connection layer formed on another side surface is connected to the second electrode layer. By forming connection layers on respective side surfaces of the light-emitting device, manufacturing costs can be reduced.Type: GrantFiled: October 5, 2011Date of Patent: May 27, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-hyung Kim, Cheol-soo Sone, Jong-in Yang, Sang-yeob Song, Si-hyuk Lee
-
Patent number: 8735221Abstract: Provided are a stacked package, method of fabricating a stacked package, and method of mounting a stacked package. A method includes providing an upper semiconductor package including an upper package substrate, upper semiconductor chips formed on a top surface of the upper package substrate, and first solders formed on a bottom surface of the upper package substrate and having a first melting temperature, providing a lower semiconductor package including a lower package substrate, lower semiconductor chips formed on a top surface of the lower package substrate, and solder paste nodes formed on the top surface of the lower package substrate and having a second melting temperature lower than the first melting temperature, and forming inter-package bonding units by attaching respective first solders and solder paste nodes to each other by performing annealing at a temperature higher than the second melting temperature and lower than the first melting temperature.Type: GrantFiled: September 23, 2011Date of Patent: May 27, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Wook Yoo, Sun-Kyoung Seo
-
Patent number: 8728867Abstract: A manufacturing of a semiconductor device includes forming one of a layer with a first metal and the layer with a second metal on one of a semiconductor chip mounting area of a support plate and a back surface of the semiconductor chip; forming the other of the layer with the first metal and the layer with the second metal on an area corresponding to a part of the area, in which one of the layer with the first metal and the layer with the second metal, of the other one of the semiconductor chip mounting area and the back surface of the semiconductor chip; and forming a layer which includes an alloy with the first metal and the second metal after positioning the semiconductor chip in the semiconductor chip mounting area to bond the semiconductor chip with the semiconductor chip mounting area.Type: GrantFiled: January 23, 2012Date of Patent: May 20, 2014Assignee: Fujitsu LimitedInventors: Kozo Shimizu, Keishiro Okamoto, Nobuhiro Imaizumi, Tadahiro Imada, Keiji Watanabe
-
Patent number: 8728872Abstract: A method includes preparing a bonding surface of a heat dissipating member, applying flux to the bonding surface of the heat dissipating member, and removing excess flux from the bonding surface so that minimal flux is provided. The method also includes preparing a die surface of an electronic device package, applying flux to the die surface, and removing excess flux from the die surface so that minimal flux is provided. The method further includes positioning a preform solder component on the die surface, positioning the heat dissipating member over the die surface and the preform solder component such that the flux layer of the bonding surface is in contact with the preform solder component, and reflowing the solder component using a reflow oven. A heat spreader is also described for use in the process.Type: GrantFiled: August 18, 2011Date of Patent: May 20, 2014Assignee: DY 4 Systems, Inc.Inventors: Ivan Straznicky, Peter Robert Lawrence Kaiser, Steven Drennan, Marc-Jason Renaud, Georges Francis Marquis
-
Patent number: 8728869Abstract: A method for fabricating a semiconductor chip module and a semiconductor chip package is disclosed. One embodiment provides a first layer, a second layer, and a base layer. The first layer is disposed on the base layer, and the second layer is disposed on the first layer. A plurality of semiconductor chips is applied above the second layer, and the second layer with the applied semiconductor chips is separated from the first layer.Type: GrantFiled: June 4, 2013Date of Patent: May 20, 2014Assignee: Intel CorporationInventors: Gottfried Beer, Irmgard Escher-Poeppel
-
Patent number: 8723336Abstract: According to an embodiment, a semiconductor light emitting device includes a light emitting body including a semiconductor light emitting layer, a support substrate supporting the light emitting body, and a bonding layer provided between the light emitting body and the support substrate, the bonding layer bonding the light emitting body and the support substrate together. The device also includes a first barrier metal layer provided between the light emitting body and the bonding layer, and an electrode provided between the light emitting body and the first barrier metal layer. The first barrier layer includes a first layer made of nickel and a second layer made of a metal having a smaller linear expansion coefficient than nickel, and the first layer and the second layer are alternately disposed in a multiple-layer structure. The electrode is electrically connected to the light emitting body.Type: GrantFiled: May 15, 2012Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Yasuharu Sugawara
-
Patent number: 8722465Abstract: Semiconductor dies are mounted on a heat sink array frame structure. The heat sink array frame structure and the semiconductor dies are assembled together with an insulating substrate that has a corresponding array of apertures on an adhesive tape. The semiconductor dies are connected electrically with electrical contacts on the insulating substrate. The semiconductor dies, heat sinks and electrical connections to the contacts are encapsulated with a mold compound and then the encapsulated array is de-taped and singulated.Type: GrantFiled: January 14, 2014Date of Patent: May 13, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Junhua Luo, Jinzhong Yao, Baoguan Yin
-
Publication number: 20140124962Abstract: A system may include a package defining a cavity and an integrated circuit (IC) disposed within the cavity. The package may include a first electrically conductive package contact and a second electrically conductive package contact. The IC may include a first electrically conductive IC contact and a second electrically conductive IC contact. The system also may include a wire bond extending between and electrically connecting the first electrically conductive package contact and the first electrically conductive IC contact. The system further may include an electrically conductive adhesive extending between and electrically connecting the second electrically conductive package contact and the second electrically conductive IC contact. Use of wire bonds and electrically conductive adhesive may increase an interconnect density between the IC and the package, while not requiring an increase in size of the IC or a decrease in pitch between wire bonds.Type: ApplicationFiled: November 8, 2012Publication date: May 8, 2014Applicant: Honeywell International Inc.Inventor: David Scheid
-
Patent number: 8716068Abstract: In fabricating a semiconductor device first layers are formed of sintered bondable and solderable metal on a carrier strip. The first layers are patterned into first pads and second pads. A set of first pads is surrounding each second pad. The first pads are spaced from the second pad by gaps. The patterned layers are formed of agglomerate metal vertically on the first layers of sintered bondable and solderable metal of the first pads and of the second pad. The second layers are formed of sintered bondable and solderable metal vertically on the layers of agglomerate metal of the first pads.Type: GrantFiled: September 27, 2013Date of Patent: May 6, 2014Assignee: Texas Instruments IncorporatedInventors: Darvin R. Edwards, Siva P. Gurrum, Masood Murtuza, Matthew D. Romig, Kazunori Hayata
-
Patent number: 8710666Abstract: A semiconductor device which can prevent a deterioration in the electrical properties by preventing sputters generated by laser welding from adhering to a circuit pattern or a semiconductor chip and a method for fabricating such a semiconductor device are provided. A connection conductor is bonded to a copper foil formed over a ceramic by a solder and resin is injected to a level lower than a top of the connection conductor. Laser welding is then performed. After that, resin is injected. This prevents sputters generated by the laser welding from adhering to a circuit pattern or a semiconductor chip. As a result, a deterioration in the electrical properties can be prevented.Type: GrantFiled: June 16, 2010Date of Patent: April 29, 2014Assignees: Aisin AW Co., Ltd., Fuji Electric Co., Ltd.Inventors: Junji Tsuruoka, Kazuo Aoki, Masaki Ono, Katsuhiko Yoshihara
-
Patent number: 8709866Abstract: Some embodiments include methods of assembling integrated circuit packages in which at least two different conductive layers are formed over a bond pad region of a semiconductor die, and in which a conductive projection associated with an interposer is bonded through a gold ball to an outermost of the at least two conductive layers. The conductive layers may comprise one or more of silver, gold, copper, chromium, nickel, palladium, platinum, tantalum, titanium, vanadium and tungsten. In some embodiments, the bond pad region may comprise aluminum, an inner of the conductive layers may comprise nickel, an outer of the conductive layers may comprise gold, the conductive projection associated with the interposer may comprise gold; and the thermosonic bonding may comprise gold-to-gold bonding of the interposer projection to a gold ball, and gold-to-gold bonding of the outer conductive layer to the gold ball. Some embodiments include integrated circuit packages.Type: GrantFiled: August 9, 2013Date of Patent: April 29, 2014Assignee: Micron Technology, Inc.Inventors: Setho Sing Fee, Lim Thiam Chye, Tongbi Jiang
-
Patent number: 8709878Abstract: A method of packaging imager devices and optics modules is disclosed which includes positioning an imager device and an optics module in each of a plurality of openings in a carrier body, introducing an encapsulant material into each of the openings in the carrier body and cutting the carrier body to singulate the plurality of imager devices and optics modules into individual units, each of which comprise an imager device and an optics module. A device is also disclosed which includes an imager device comprising a plurality of photosensitive elements and an optics module coupled to the imager device, the optics module comprising at least one lens that, when the optics module is coupled to the imager device, is positioned a fixed, non-adjustable distance from the plurality of photosensitive elements.Type: GrantFiled: February 6, 2012Date of Patent: April 29, 2014Assignee: Micron Technology, Inc.Inventors: Todd Bolken, Scott Willmorth, Bradley Bitz
-
Publication number: 20140110865Abstract: An optoelectronic component includes a first substrate on which are arranged an active region and a first contact region, and a first contact layer arranged in the first contact region. The second component includes a second substrate on which is arranged at least one second contact layer arranged in a second contact region. The first contact layer connects electrically conductively with the active region and additionally is bonded to the second contact layer by an adhesive layer. The adhesive layer includes an electrically conductive adhesive. The first contact layer and/or the second contact layer are patterned at least in part.Type: ApplicationFiled: August 1, 2011Publication date: April 24, 2014Applicant: OSRAM OPTO SEMICONDUCTORS GMBHInventors: Kok Eng Ng, Bin Abdul Manaf Shahrol-Izzani
-
Patent number: 8697549Abstract: An improved method of creating thermoelectric materials which have high electrical conductivity and low thermal conductivity is disclosed. In one embodiment, the thermoelectric material is made by depositing a porous film onto a substrate, introducing a dopant into the porous film and annealing the porous film to activate the dopant. In other embodiments, additional amounts of dopant may be introduced via subsequent ion implantations of dopant into the deposited porous film.Type: GrantFiled: August 16, 2012Date of Patent: April 15, 2014Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Xianfeng Lu, Ludovic Godet, Christopher Hatem, John Hautala
-
Patent number: 8697494Abstract: A method and apparatus to manufacture a flip chip package includes dotting a flux on a first preliminary bump of a package substrate, attaching a preliminary bump of a first semiconductor chip to the first preliminary bump of the package substrate via the flux, dotting a flux on a second preliminary bump of the package substrate, and attaching a preliminary bump of a second semiconductor chip to the second preliminary bump of the package substrate via the flux. Accordingly, an evaporation of the flux on the preliminary bump of the package substrate may be suppressed.Type: GrantFiled: September 23, 2011Date of Patent: April 15, 2014Assignee: Samsung Electronics Co., LtdInventors: Chang-Seong Jeon, Ho-Geon Song, Mitsuo Umemoto, Sang-Sick Park
-
Patent number: 8697485Abstract: Printed electronic device comprising a substrate onto at least one surface of which has been applied a layer of an electrically conductive ink comprising functionalized graphene sheets and at least one binder. A method of preparing printed electronic devices is further disclosed.Type: GrantFiled: September 5, 2012Date of Patent: April 15, 2014Assignees: Vorbeck Materials Corporation, The Trustees of Princeton UniversityInventors: John M. Crain, John S. Lettow, Ilhan A. Aksay, Sibel A. Korkut, Katherine S. Chiang, Chuan-Hua Chen, Robert K. Prud'Homme
-
Publication number: 20140097463Abstract: An anisotropic conductive adhesive includes an epoxy adhesive containing an epoxy compound and a curing agent and conducive particles dispersed in the epoxy adhesive. When elastic moduluses at 35° C., 55° C., 95° C., and 150° C. of a cured product of the anisotropic conductive adhesive are denoted by EM35, EM55, EM95, and EM150, respectively, and change rates in the elastic modulus between 55° C. and 95° C. and between 95° C. and 150° C. are denoted by ?EM55-95 and ?EM95-150, respectively, the following expressions (1) to (5) are satisfied 700 Mpa?EM35?3000 MPa??(1) EM150<EM95<EM55<EM35??(2) ?EM55-95<?EM95-150??(3) 20%??EM55-95??(4) 40%??EM95-150??(5).Type: ApplicationFiled: December 12, 2013Publication date: April 10, 2014Applicant: Dexerials CorporationInventors: Hidetsugu NAMIKI, Shiyuki KANISAWA, Genki KATAYANAGI
-
Patent number: 8692968Abstract: Provided are a chip component mounting structure and a chip component mounting method, wherein when a plurality of chip components having different heights are mounted on a substrate via an anisotropic conductive film, position gaps which occur when the chip components are pressure-bonded to the substrate are prevented, and the chip components can be accurately mounted to the substrate at target positions; and a liquid crystal display device provided with the substrate. In the chip component mounting structure, a position fixing resin (4) for maintaining the orientation of chip components (2) which are pressure-bonded to a substrate (1) via an anisotropic conductive film (7) is provided.Type: GrantFiled: November 4, 2009Date of Patent: April 8, 2014Assignee: Sharp Kabushiki KaishaInventor: Hiroki Miyazaki
-
Patent number: 8683674Abstract: Method for stacking microelectronic devices using two or more carriers, each holding microelectronic devices in an array so they may be registered. Each device is releasably held by its edges in a carrier to allow access to top and bottom surfaces of the device for joining. Arrays of devices held in two or more carriers are juxtaposed and joined to form an array of stacked devices. A resulting stacked device is released from the juxtaposed carriers holding each device by releasing forces of the corresponding carrier urging upon edges of the device, thereby permitting removal of the stacked device.Type: GrantFiled: December 6, 2011Date of Patent: April 1, 2014Assignee: Centipede Systems, Inc.Inventor: Thomas H. Di Stefano
-
Patent number: 8687030Abstract: There is provided an exposing device which includes an elongated optical head in which a plurality of light emitting portions are arranged, and a supporting member to which the optical head is adhered. The optical head and the supporting member are adhered by a first adhesive, and a second adhesive of which a modulus of elasticity after curing is lower than that of the first adhesive. The second adhesive is applied in a second adhesive area which is located at a boundary between the optical head and the supporting member and which is longer, in a longitudinal direction of the optical head, than a first adhesive area which is located at the boundary and to which the first adhesive is applied.Type: GrantFiled: August 26, 2009Date of Patent: April 1, 2014Assignee: Brother Kogyo Kabushiki KaishaInventor: Taizo Matsuura
-
Publication number: 20140084468Abstract: A semiconductor device includes a first connecting member having a first electrode, a second connecting member having a second electrode, and an anisotropic conductive film between the first connecting member and the second connecting member, the anisotropic conductive film electrically connecting the first and second electrodes to each other. The anisotropic conductive film includes a polymer binder resin, an epoxy resin, conductive particles, and a curing agent. The epoxy resin includes a naphthalene ring-containing epoxy resin and a dicyclopentadiene ring-containing epoxy resin. The naphthalene ring-containing epoxy resin is included in an amount of 100 parts by weight to 500 parts by weight based on 100 parts by weight of the dicyclopentadiene ring-containing epoxy resin.Type: ApplicationFiled: September 18, 2013Publication date: March 27, 2014Inventors: Young Woo PARK, Joon Mo SEO, Hyun Min CHOI, Ji Yeon KIM, Kyoung Soo PARK, Arum YU, Jong Hyuk EUN
-
Patent number: 8671560Abstract: Low temperature bond balls connect two structures having disparate coefficients of linear thermal expansion. An integrated circuit is made to heat the device such that the low temperature bond balls melt. After melting, the bond balls solidify, and the device is operated with the bond balls solidified. In one example, one of the two structures is a semiconductor substrate, and the other structure is a printed circuit board. The integrated circuit is a die mounted to the semiconductor substrate. The bond balls include at least five percent indium, and the integrated circuit is an FPGA loaded with a bit stream. The bit stream configures the FPGA such that the FPGA has increased power dissipation, which melts the balls. After the melting, a second bit stream is loaded into the FPGA and the FPGA is operated in a normal user-mode using the second bit stream.Type: GrantFiled: March 30, 2010Date of Patent: March 18, 2014Assignee: Research Triangle InstituteInventors: Robert O. Conn, Daniel S. Stevenson
-
Patent number: 8674520Abstract: A method for manufacturing a semiconductor device includes placing a sheet containing a fibrous material having at least one outer surface having a metal on a semiconductor chip-mounting region of a substrate; forming a bonding layer containing a fusible metal on the semiconductor chip-mounting region; placing a semiconductor chip on the semiconductor chip-mounting region; and bonding the semiconductor chip to the semiconductor chip-mounting region with the fusible metal-containing bonding layer by heating.Type: GrantFiled: January 23, 2012Date of Patent: March 18, 2014Assignee: Fujitsu LimitedInventors: Nobuhiro Imaizumi, Keishiro Okamoto, Keiji Watanabe
-
Patent number: 8669141Abstract: A capped integrated device includes a semiconductor chip, incorporating an integrated device and a protective cap, bonded to the semiconductor chip for protection of the integrated device by means of a bonding layer made of a bonding material. The bonding material forms anchorage elements within recesses, formed in at least one between the semiconductor chip and the protective cap.Type: GrantFiled: March 12, 2013Date of Patent: March 11, 2014Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Freguglia, Luigi Esposito
-
Publication number: 20140061878Abstract: An integrated circuit is provided. The integrated circuit includes: a chip and encapsulation material covering at least three sides of the chip, the encapsulation material being formed from adhesive material. The integrated circuit includes a carrier adhered to the chip by means of the encapsulation material.Type: ApplicationFiled: September 4, 2012Publication date: March 6, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Joachim Mahler, Lukas Ossowski, Khalil Hosseini, Ivan Nikitin
-
Patent number: 8642392Abstract: An object of the invention is to provide a method for producing a conductive member having low electrical resistance, and the conductive member is obtained using a low-cost stable conductive material composition that does not contain an adhesive. A method for producing a semiconductor device in which silver or silver oxide provided on a surface of a base and silver or silver oxide provided on a surface of a semiconductor element are bonded, includes the steps of arranging a semiconductor element on a base such that silver or silver oxide provided on a surface of the semiconductor element is in contact with silver or silver oxide provided on a surface of the base, temporarily bonding the semiconductor element and the base by applying a pressure or an ultrasonic vibration to the semiconductor element or the base, and permanently bonding the semiconductor element and the base by applying heat having a temperature of 150 to 900° C. to the semiconductor device and the base.Type: GrantFiled: January 22, 2010Date of Patent: February 4, 2014Assignee: Nichia CorporationInventors: Masafumi Kuramoto, Satoru Ogawa, Miki Niwa
-
Patent number: 8642393Abstract: An embodiment is a package-on-package (PoP) device comprising a first package on a first substrate and a second package over the first package. A plurality of wire sticks disposed between the first package and the second package and the plurality of wire sticks couple the first package to the second package. Each of the plurality of wire sticks comprise a conductive wire of a first height affixed to a bond pad on the first substrate and each of the plurality of wire sticks is embedded in a solder joint.Type: GrantFiled: August 8, 2012Date of Patent: February 4, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Mirng-Ji Lii, Chien-Hsun Lee, Yung Ching Chen, Jiun Yi Wu
-
Patent number: 8637379Abstract: A description is given of a method. In one embodiment the method includes providing a semiconductor chip with semiconductor material being exposed at a first surface of the semiconductor chip. The semiconductor chip is placed over a carrier with the first surface facing the carrier. An electrically conductive material is arranged between the semiconductor chip and the carrier. Heat is applied to attach the semiconductor chip to the carrier.Type: GrantFiled: October 8, 2009Date of Patent: January 28, 2014Assignee: Infineon Technologies AGInventors: Hannes Eder, Ivan Nikitin, Manfred Schneegans, Jens Goerlich, Karsten Guth, Alexander Heinrich
-
Patent number: 8623699Abstract: A system and method for chip package fabrication is disclosed. The chip package includes a base re-distribution layer having an opening formed therein, an adhesive layer having a window formed therein free of adhesive material, and a die affixed to the base re-distribution layer by way of the adhesive layer, the die being aligned with the window such that only a perimeter of the die contacts the adhesive layer. A shield element is positioned between the base re-distribution layer and adhesive layer that is generally aligned with the opening formed in the base re-distribution layer and the window of the adhesive layer such that only a perimeter of the shield element is attached to the adhesive layer. The shield element is separated from the die by an air gap and is configured to be selectively removable from the adhesive layer so as to expose the front surface of the die.Type: GrantFiled: July 26, 2010Date of Patent: January 7, 2014Assignee: General Electric CompanyInventors: Paul Alan McConnelee, Kevin Matthew Durocher, Scott Smith, Laura A. Principe