Having Heterojunction Patents (Class 438/312)
-
Patent number: 7655528Abstract: SiH3CH3 having the concentration of 1 to 10% is diluted with H2 and a portion of the diluted SiH3CH3, GeH4 and SiH4 (or DCS) are respectively supplied to a chamber of an epitaxial device at predetermined flow rates, and SiGe:C is formed by an epitaxial growth technique. By diluting the SiH3CH3, the concentration of oxygen-based impurity contained in the SiH3CH3 is reduced and hence, the oxygen-based impurity which is supplied to a chamber are reduced whereby the concentration of oxygen-based impurity contained in the SiGe:C formed in a film is reduced.Type: GrantFiled: January 17, 2005Date of Patent: February 2, 2010Assignee: Renesas Technology Corp.Inventors: Satoshi Eguchi, Akira Kanai, Isao Miyashita, Seigo Nagashima
-
Patent number: 7655529Abstract: A wafer comprising at least one emitter-up Heterojunction Bipolar Transistor (HBT) and at least one emitter-down HBT on a common InP based semiconductor wafer. Isolation and N-type implants into the device layers differentiate an emitter-down HBT from an emitter-up HBT. The method for preparing a device comprises forming identical layers for all HBTs and performing ion implantation to differentiate an emitter-down HBT from an emitter-up HBT.Type: GrantFiled: February 7, 2005Date of Patent: February 2, 2010Assignee: HRL Laboratories, LLCInventors: Mary Chen, Marko Sokolich
-
Patent number: 7651919Abstract: A method for fabricating a heterojunction bipolar transistor (HBT) is provided. The method includes providing a substrate including a collector region; forming a compound base region over the collector region; and forming an emitter region over the compound base region including forming a first emitter layer within the emitter region and doping the first emitter layer with a pre-determined percentage of at least one element associated with the compound base region. In one implementation, an emitter region is formed including multiple emitter layers to enhance a surface recombination surface area within the emitter region.Type: GrantFiled: November 4, 2005Date of Patent: January 26, 2010Assignee: Atmel CorporationInventors: Darwin Gene Enicks, Damian Carver
-
Publication number: 20100008122Abstract: An embodiment relates to a memory cell comprising a programmable resistance memory element electrically coupled to a heterojunction bipolar transistor.Type: ApplicationFiled: July 9, 2008Publication date: January 14, 2010Applicant: INFINEON TECHNOLOGIES AGInventor: Armin TILKE
-
Publication number: 20100003800Abstract: Embodiments of the invention provide a method of fabricating a semiconductor device. The method includes defining a sub-collector region in a layer of doped semiconductor material; forming an active region, a dielectric region, and a reach-through region on top of the layer of doped semiconductor material with the dielectric region separating the active region from the reach-through region; and siliciding the reach-through region and a portion of the sub-collector region to form a partially silicided conductive pathway. A semiconductor device made thereby is also provided.Type: ApplicationFiled: September 11, 2009Publication date: January 7, 2010Applicant: International Business Machines CorporationInventors: Francois Pagette, Christian Lavoie, Anna Topol
-
Publication number: 20100001319Abstract: The invention concerns a heterojunction bipolar transistor comprising a support, and epitaxially grown from said support, at least: one collecting, respectively emitting, layer; at least one base layer; and at least one emitting, respectively collecting, layer. The collecting, respectively emitting, layer comprises: at least one first undercoat contacted with said base layer, substantially of similar composition as said emitting, respectively collecting, layer; and at least one second undercoat on the side opposite said base layer relative to said first undercoat.Type: ApplicationFiled: July 18, 2006Publication date: January 7, 2010Inventors: Jean-Luc PĂ©louard, Melania Lijadi, Christophe Dupuis, Fabrice Pardo, Philippe Bove
-
Publication number: 20090321879Abstract: High frequency performance of (e.g., silicon) bipolar devices (100, 100?) is improved by reducing the extrinsic base resistance Rbx. Emitter (160), base (161) and collector (190) are formed in or on a semiconductor substrate (110). The emitter contact (154) has a portion (154?) that overhangs a portion (1293, 293?) of the extrinsic base contact (129), thereby forming a cave-like cavity (181, 181?) between the overhanging portion (154?) of the emitter contact (154) and the underlying regions (1293, 1293?) of the extrinsic base contact (129). When the emitter contact and the extrinsic base contact are silicided, some of the metal atoms forming the silicide penetrate into the cavity (181, 181?) so that the highly conductive silicided extrinsic base contact extends under the edge of the emitter contact (154?) closer to the base (161, 163) itself, thereby reducing Rbx. Smaller Rbx provides transistors with higher fMAX.Type: ApplicationFiled: June 26, 2008Publication date: December 31, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jay P. John, James A. Kirchgessner, Vishal P. Trivedi
-
Patent number: 7638820Abstract: Provided is a process for forming a contact for a compound semiconductor device without electrically shorting the device. In one embodiment, a highly doped compound semiconductor material is electrically connected to a compound semiconductor material of the, same conductivity type through an opening in a compound semiconductor material of the opposite conductivity type. Another embodiment discloses a transistor including multiple compound semiconductor layers where a highly doped compound semiconductor material is electrically connected to a compound semiconductor layer of the same conductivity type through an opening in a compound semiconductor layer of the opposite conductivity type. Embodiments further include metal contacts electrically connected to the highly doped compound semiconductor material. A substantially planar semiconductor device is disclosed. In embodiments, the compound semiconductor material may be silicon carbide.Type: GrantFiled: November 6, 2006Date of Patent: December 29, 2009Assignee: Fairchild Semiconductor CorporationInventors: Martin E. Kordesch, Howard D. Bartlow, Richard L. Woodin
-
Publication number: 20090302351Abstract: A bipolar transistor (1) comprising a subcollector layer (3), a collector layer (4, 5), a base layer (6) and an emitter layer (7) which are successively built up and having: the subcollector layer (3) formed with a projection (3A) and recesses (3B), an upper part above the projection constituting an intrinsic transistor region (1A) of the bipolar transistor; insulator layer (10) buried between the recesses of the subcollector layer and the collector layer (4); a boundary interface between the subcollector layer and the collector layer held between the insulator layers; the base layer (6) made of a single crystal layer and provided with a base electrode (12) on a region becoming an extrinsic base layer (6B) of the base layer; and the subcollector layer provided with a collector electrode (11). The bipolar transistor has advantages of its emitter made finer in width, a reduced parasitic capacitance between its base and collector and improved high-frequency characteristics.Type: ApplicationFiled: November 16, 2006Publication date: December 10, 2009Inventors: Yasuyuki Miyamoto, Tohru Yamamoto, Masashi Ishida
-
Patent number: 7618858Abstract: The invention provides a method for fabricating a heterojunction bipolar transistor with a base connecting region (23), which is formed self-aligned to a base region (7) without applying photolithographic techniques. Further, a collector connecting region (31) and an emitter region (29) are formed simultaneously and self-aligned to the base connecting region (23) without applying photolithographic techniques.Type: GrantFiled: April 3, 2006Date of Patent: November 17, 2009Assignee: NXP B.V.Inventors: Philippe Meunier-Beillard, Johannes J. T. M. Donkers, Hijzen Erwin, Melai Joost
-
Patent number: 7598148Abstract: The present invention refers to a method for preparing a non-self-aligned heterojunction bipolar transistor comprising: preparing a patterned emitter metal on an emitter epi layer of a HBT epi structure on a substrate; preparing an emitter epitaxy below the emitter metal; applying a resist layer on the top surface covering the emitter metal and emitter epitaxy, and the base layer; applying lithography leaving the emitter epitaxy and the emitter metal covered by the resist vertically with a width pD and leaving a pattern according to the mask in the resist; removing the remaining resist and the base metal covering the resist defining a base metal, the base metal being spaced from the emitter epitaxy and the emitter metal by a distance xD. The present invention refers to a non-self-aligned heterojunction bipolar transistor as prepared by this method.Type: GrantFiled: October 15, 2004Date of Patent: October 6, 2009Inventor: Charles H. Fields
-
Publication number: 20090221125Abstract: An improved bipolar junction transistor and a method for manufacturing the same are provided. The bipolar junction transistor includes: a buried layer and a high concentration N-type collector region in a P-type semiconductor substrate; a low concentration P-type base region in the semiconductor substrate above the buried layer; a first high concentration P-type base region along an edge of the low concentration P-type base region; a second high concentration P-type base region at a center of the low concentration P-type base region; a high concentration N-type emitter region between the first and second high concentration base regions; and insulating layer spacers between the high concentration base regions and the high concentration emitter regions. In the bipolar junction transistor, the emitter-base distance can be reduced using a trench and an insulating layer spacer. This may improve base voltage and high-speed response characteristics.Type: ApplicationFiled: May 11, 2009Publication date: September 3, 2009Inventor: Nam Joo Kim
-
Patent number: 7582536Abstract: An electronic device contains a substrate, a sub-collector supported by the substrate, an un-doped layer having a selectively implanted buried sub-collector and supported by the sub-collector, an As-based nucleation layer partially supported by the un-doped layer, a collector layer supported by the As-based nucleation layer, a base layer supported by the collector layer, an emitter layer and a base contact supported by the base layer, an emitter cap layer supported by the emitter layer, an emitter contact supported by the emitter cap layer, and a collector contact supported by the sub-collector. A method provides for selecting a first InP layer, forming an As-based nucleation layer on the first InP layer, and epitaxially growing a second InP layer on the As-based nucleation layer.Type: GrantFiled: August 14, 2008Date of Patent: September 1, 2009Assignee: HRL Laboratories, LLCInventors: Rajesh D. Rajavel, Mary Y. Chen, Steven S. Bui, David H. Chow, James Chingwei Li, Mehran Mokhtari, Marko Sokolich
-
Publication number: 20090206370Abstract: In one embodiment, the invention is a method and apparatus for fabricating a heterojunction bipolar transistor. One embodiment of a heterojunction bipolar transistor includes a collector layer, a base region formed over the collector layer, a self-aligned emitter formed on top of the base region and collector layer, a poly-germanium extrinsic base surrounding the emitter, and a metal germanide layer formed over the extrinsic base.Type: ApplicationFiled: February 20, 2008Publication date: August 20, 2009Inventors: JACK O. CHU, Francois Pagatte
-
Patent number: 7566919Abstract: A method for forming an epitaxial base layer in a bipolar device. The method comprises the steps of: providing a structure having a field isolation oxide region (12) adjacent to an active silicon region (10); forming a silicon nitride/silicon stack (14, 16) above the field isolation oxide region (12), wherein the silicon nitride/silicon stack (14, 16) includes a top layer of silicon (14) and a bottom layer of silicon nitride (16); performing an etch to the silicon nitride/silicon stack (14, 16) to form a stepped seed layer, wherein the top layer of silicon is etched laterally at the same time the bottom layer of silicon nitride is etched; and growing an Si/SiGe/Si stack (20) over the stepped seed layer and active region (10).Type: GrantFiled: December 9, 2004Date of Patent: July 28, 2009Assignee: NXP B.V.Inventors: Johannes Josephus Theodorus Marinus Donkers, Petrus Hubertus Cornelis Magnee, Eddy Kunnen, Francois Igor Neuilly
-
Patent number: 7556976Abstract: A method of fabricating a semiconductor device includes the steps of forming (or providing) a series of layers formed on a substrate, the layers including a first plurality of layers including an n-type ohmic contact layer, a p-type modulation doped quantum well structure, an n-type modulation doped quantum well structure, and a fourth plurality of layers including a p-type ohmic contact layer. Etch stop layers are used during etching operations when forming contacts to the n-type ohmic contact layer and contacts to the n-type modulation doped quantum well. Preferably, each such etch stop layer is made sufficiently thin to permit current tunneling therethrough during operation of optoelectronic/electronic devices realized from this structure (including heterojunction thyristor devices, n-channel HFET devices, p-channel HFET devices, p-type quantum-well-base bipolar transistor devices, and n-type quantum-well-base bipolar transistor devices).Type: GrantFiled: February 23, 2006Date of Patent: July 7, 2009Assignees: The University of Connecticut, Opel, Inc.Inventors: Geoff W. Taylor, Scott W. Duncan
-
Patent number: 7550351Abstract: The invention is directed to an improved transistor that reduces dopant cross-diffusion and improves chip density. A first embodiment of the invention comprises gate electrode material partially removed at a junction of a first gate electrode region comprised of gate material doped with first ions for a first device and second gate electrode region comprised of gate material doped with second ions for a second device. The respectively doped regions are connected by a silicide layer near the top surface of the gate conductors.Type: GrantFiled: October 5, 2006Date of Patent: June 23, 2009Assignee: International Business Machines CorporationInventors: Haining Yang, Xiangdong Chen
-
Publication number: 20090140297Abstract: Embodiments herein present a structure, method, etc. for a self-alignment scheme for a heterojunction bipolar transistor (HBT). An HBT is provided, comprising an extrinsic base, a first self-aligned silicide layer over the extrinsic base, and a nitride etch stop layer above the first self-aligned silicide layer. A continuous layer is also included between the first self-aligned silicide layer and the nitride etch stop layer, wherein the continuous layer can comprise oxide. The HBT further includes spacers adjacent the continuous layer, wherein the spacers and the continuous layer separate the extrinsic base from an emitter contact. In addition, an emitter is provided, wherein the height of the emitter is less than or equal to the height of the extrinsic base. Moreover, a second self-aligned silicide layer is over the emitter, wherein the height of the second silicide layer is less than or equal to the height of the first silicide layer.Type: ApplicationFiled: May 2, 2008Publication date: June 4, 2009Applicant: International Business Machines CorporationInventors: Francois Pagette, Anna Topol
-
Publication number: 20090127585Abstract: According to one exemplary embodiment, a heterojunction bipolar transistor includes a base situated on a substrate. The heterojunction bipolar transistor can be an NPN silicon-germanium heterojunction bipolar transistor, for example. The heterojunction bipolar transistor further includes a cap layer situated on the base, where the cap layer includes a barrier region. The barrier region can comprises carbon and has a thickness, where the thickness of the barrier region determines a depth of an emitter-junction of the heterojunction bipolar transistor. An increase in the thickness of the barrier region can cause a decrease in the depth of the emitter-base junction. According to this exemplary embodiment, the heterojunction bipolar transistor further includes an emitter situated over the cap layer, where the emitter comprises an emitter dopant, which can be phosphorus. A diffusion retardant in the barrier region of the cap layer impedes diffusion of the emitter dopant.Type: ApplicationFiled: January 21, 2009Publication date: May 21, 2009Inventor: Greg D. U'ren
-
Patent number: 7531851Abstract: An electronic device contains a substrate, a sub-collector supported by the substrate, an un-doped layer having a selectively implanted buried sub-collector and supported by the sub-collector, an As-based nucleation layer partially supported by the un-doped layer, a collector layer supported by the As-based nucleation layer, a base layer supported by the collector layer, an emitter layer and a base contact supported by the base layer, an emitter cap layer supported by the emitter layer, an emitter contact supported by the emitter cap layer, and a collector contact supported by the sub-collector. A method provides for selecting a first InP layer, forming an As-based nucleation layer on the first InP layer, and epitaxially growing a second InP layer on the As-based nucleation layer.Type: GrantFiled: February 28, 2007Date of Patent: May 12, 2009Assignee: HRL Laboratories, LLCInventors: Rajesh D. Rajavel, Mary Y. Chen, Steven S. Bui, David H. Chow, James Chingwei Li, Mehran Mokhtari, Marko Sokolich
-
Patent number: 7524730Abstract: A method of fabricating a bipolar junction transistor is provided herein. An isolation structure is formed on a first conductive type substrate. A second conductive type deep well is formed in the first conductive type substrate to serve as a collector. Thereafter, a second conductive type well is formed in the substrate and then a first conductive type well is formed in the substrate to serve as a base. A buffer region is formed underneath a portion of the isolation structure and between the base and the second conductive well. The buffer region together with the isolation structure isolates the base from the second conductive type well. A second conductive type emitter and a second conductive type collector pick-up region are selectively formed on the surface of the first conductive type substrate. Thereafter, a first conductive type base pick-up region is selectively formed.Type: GrantFiled: April 16, 2007Date of Patent: April 28, 2009Assignee: United Microelectronics Corp.Inventor: Mingshang Tsai
-
Patent number: 7517768Abstract: A bipolar transistor with a SiGe:C film and a seed layer forming beneath the SiGe:C film and methods of making same. The method includes placing a substrate in a reactor chamber and introducing a silicon source gas into the reactor chamber to form a silicon seed layer. The reactor chamber is maintained at a pressure below 45 Torr and a temperature between about 700° C. and 850° C. After the seed layer is formed, the silicon source gas is stopped. The reactor chamber is then simultaneously adjusted to a pressure between about 70 Torr and 90 Torr and a temperature between about 600° C. and 650° C. The silicon source gas, a germanium source gas, and a carbon source gas are introduced to form the SiGe:C film on the seed layer.Type: GrantFiled: March 31, 2003Date of Patent: April 14, 2009Assignee: Intel CorporationInventors: Ravindra Soman, Anand Murthy, Peter VanDerVoorn, Shahriar Ahmed
-
Patent number: 7498620Abstract: According to one exemplary embodiment, a heterojunction bipolar transistor includes a base situated on a substrate. The heterojunction bipolar transistor can be an NPN silicon-germanium heterojunction bipolar transistor, for example. The heterojunction bipolar transistor further includes a cap layer situated on the base, where the cap layer includes a barrier region. The barrier region can comprises carbon and has a thickness, where the thickness of the barrier region determines a depth of an emitter-junction of the heterojunction bipolar transistor. An increase in the thickness of the barrier region can cause a decrease in the depth of the emitter-base junction. According to this exemplary embodiment, the heterojunction bipolar transistor further includes an emitter situated over the cap layer, where the emitter comprises an emitter dopant, which can be phosphorus. A diffusion retardant in the barrier region of the cap layer impedes diffusion of the emitter dopant.Type: GrantFiled: September 21, 2006Date of Patent: March 3, 2009Assignee: Newport Fab, LLCInventor: Greg D. U'Ren
-
Publication number: 20090053872Abstract: The invention relates to a method of manufacturing a bipolar transistor on a semiconductor substrate (11) which is provided with a first, a second and a third layer (1,2,3) of a first, second and third semiconductor material respectively, all of a first conductivity type. A first portion of the second layer (2) is transformed into a buried isolation region (15) comprising a first electrically insulating material. A first semiconductor region (6) of the first conductivity type, comprising, for example, a collector region, is formed from a second portion of the second layer (2) adjoining the buried isolation region (15) and a portion of the first layer (1) adjoining the second portion of the second layer (2). Then a base region (7) is formed on the buried isolation region (15) and on the first semiconductor region (6) by transforming the third layer (3) into a second conductivity type, which is opposite to the first conductivity type.Type: ApplicationFiled: March 9, 2007Publication date: February 26, 2009Applicant: NXP B.V.Inventors: Wibo D. Van Noort, Jan Sonsky, Andreas M. Piontek
-
Patent number: 7494888Abstract: The present invention provides a process for manufacturing a semiconductor device that can be incorporated into an integrated circuit. The method includes, forming a first doped layer of isotopically enriched silicon over a foundational substrate, forming a second layer of an isotopically enriched semiconductor material silicon over the first doped layer, and constructing active devices on the second layer. The device includes a first doped layer of an isotopically enriched semiconductor material and a second layer of an isotopically enriched semiconductor material located over the first doped layer, and active devices located on the second layer.Type: GrantFiled: June 23, 2004Date of Patent: February 24, 2009Assignee: Agere Systems Inc.Inventors: Peter L. Gammel, Bailey R. Jones, Isik Kizilyalli, Hugo F. Safar
-
Patent number: 7488662Abstract: A structure and a process for a self-aligned vertical PNP transistor for high performance SiGe CBiCMOS process. Embodiments include SiGe CBiCMOS with high-performance SiGe NPN transistors and PNP transistors. As the PNP transistors and NPN transistors contained different types of impurity profile, they need separate lithography and doping step for each transistor. The process is easy to integrate with existing CMOS process to save manufacturing time and cost. As plug-in module, fully integration with SiGe BiCMOS processes. High doping Polysilicon Emitter can increase hole injection efficiency from emitter to base, reduce emitter resistor, and form very shallow EB junction. Self-aligned N+ base implant can reduce base resistor and parasitical EB capacitor. Very low collector resistor benefits from BP layer. PNP transistor can be Isolated from other CMOS and NPN devices by BNwell, Nwell and BN+ junction.Type: GrantFiled: December 13, 2005Date of Patent: February 10, 2009Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventors: Shaoqiang Zhang, Purakh Raj Verma, Sanford Chu
-
Patent number: 7485537Abstract: The present invention provides a a method of fabricating bipolar junction transistors (BJTs) on selected areas of a very thin buried oxide (BOX) using a conventional silicon-on-insulator (SOI) starting wafer with a thick BOX. The reduced BOX thickness underneath the bipolar devices allows for a significantly reduced substrate bias compatible with the CMOS to be applied while maintaining the advantages of a thick BOX underneath the CMOS.Type: GrantFiled: July 20, 2006Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Herbert L. Ho, Mahender Kumar, Qiqing Ouyang, Paul A. Papworth, Christopher D. Sheraw, Michael D. Steigerwalt
-
Publication number: 20090029517Abstract: A method of making a semiconductor device, comprising: forming a first material and a second material; forming a first oxide on the first material and a second oxide on the second material; and etching second material so as to remove at least a portion of the second material.Type: ApplicationFiled: July 23, 2007Publication date: January 29, 2009Applicant: INFINEON TECHNOLOGIES AGInventor: Detlef Wilhelm
-
Publication number: 20090020851Abstract: A method of fabricating an heterojunction bipolar transistor (HBT) structure in a bipolar complementary metal-oxide-semiconductor (BiCMOS) process selectively thickens an oxide layer overlying a base region in areas that are not covered by a temporary emitter and spacers such that the temporary emitter can be removed and the base-emitter junction can be exposed without also completely removing the oxide overlying the areas of the base region that are not covered by the temporary emitter or spacers. As a result, a photomask is not required to remove the temporary emitter and to expose the base-emitter junction.Type: ApplicationFiled: December 21, 2006Publication date: January 22, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION (''IBM")Inventors: Qizhi Liu, Peter B. Gray, Alvin J. Joseph
-
Patent number: 7476914Abstract: Methods of boosting the performance of bipolar transistor, especially SiGe heterojunction bipolar transistors, is provided together with the structure that is formed by the inventive methods. The methods include providing a species-rich dopant region comprising C, a noble gas, or mixtures thereof into at least a collector. The species-rich dopant region forms a perimeter or donut-shaped dopant region around a center portion of the collector. A first conductivity type dopant is then implanted into the center portion of the collector to form a first conductivity type dopant region that is laterally constrained, i.e., confined, by the outer species-rich dopant region.Type: GrantFiled: November 2, 2006Date of Patent: January 13, 2009Assignee: International Business Machines CorporationInventors: Omer H. Dokumaci, Gregory G. Freeman, Marwan H. Khater, Rajendran Krishnasamy, Kathryn T. Schonenberg
-
Patent number: 7473587Abstract: A method of forming a low-defect, substantially relaxed SiGe-on-insulator substrate material is provided. The method includes first forming a Ge-containing layer on a surface of a first single crystal Si layer which is present atop a barrier layer that is resistant to Ge diffusion. A heating step is then performed at a temperature that approaches the melting point of the final SiGe alloy and retards the formation of stacking fault defects while retaining Ge. The heating step permits interdiffusion of Ge throughout the first single crystal Si layer and the Ge-containing layer thereby forming a substantially relaxed, single crystal SiGe layer atop the barrier layer. Moreover, because the heating step is carried out at a temperature that approaches the melting point of the final SiGe alloy, defects that persist in the single crystal SiGe layer as a result of relaxation are efficiently annihilated therefrom.Type: GrantFiled: January 5, 2005Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Anthony G. Domenicucci, Keith E. Fogel, Devendra K. Sadana
-
Patent number: 7473610Abstract: A method of forming a heterojunction bipolar transistor (HBT) device is disclosed.Type: GrantFiled: March 13, 2008Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventor: Francois Pagette
-
Patent number: 7468287Abstract: Provided is a method of forming a heterojunction of contiguous layers of organic semiconducting polymers. The method comprises firstly forming a layer of a first organic semiconducting polymer on a substrate. A solution of a film-forming material is then deposited on the layer of the first organic semiconducting polymer. The first organic semiconducting polymer is insoluble in this solution and so is not disturbed by its deposition. The deposited solution is then dried to form a temporary film having a thickness of less then 20 nm formed from the film-forming material. Next a solution of a second organic semiconducting polymer dissolved in an organic solvent is deposited on the temporary film and this solution dried. The solubility of the material forming the temporary film in the organic solvent and the thickness of the temporary film are such that the organic solvent permeates through the thickness of the temporary film during drying of the solution of the second organic semiconducting polymer.Type: GrantFiled: February 28, 2006Date of Patent: December 23, 2008Assignee: Seiko Epson CorporationInventors: Christopher Newsome, Thomas Kugler, Shunpu Li, David Russell
-
Patent number: 7465969Abstract: A bipolar transistor includes a Si single crystalline layer serving as a collector, a single crystalline Si/SiGeC layer and a polycrystalline Si/SiGeC layer which are formed on the Si single crystalline layer, an oxide film having an emitter opening portion, an emitter electrode, and an emitter layer. An intrinsic base layer is formed on the single crystalline Si/SiGeC layer, part of the single crystalline Si/SiGeC layer, the polycrystalline Si/SiGeC layer and the Co silicide layer together form an external base layer. The thickness of the emitter electrode is set so that boron ions implanted into the emitter electrode and diffused therein do not reach an emitter-base junction portion.Type: GrantFiled: June 12, 2006Date of Patent: December 16, 2008Assignee: Panasonic CorporationInventors: Teruhito Ohnishi, Koichiro Yuki, Tsuneichiro Sano, Tohru Saitoh, Ken Idota, Takahiro Kawashima, Shigeki Sawada
-
Publication number: 20080305602Abstract: An oxide layer is formed on material defining and surrounding an emitter window. The technique comprises depositing a non-conformal oxide layer on the surrounding material and in the emitter window, whereby the thickness of at least a portion of the oxide layer in the emitter window is smaller than the thickness of the oxide layer on the surrounding material outside the emitter window; and removing at least a portion of the oxide layer in the emitter window so as to reveal at least a portion of the bottom of the emitter window whilst permitting at least a portion of the oxide layer to remain on the surrounding material. The technique can be used in the manufacture of a self-aligned epitaxial base BJT (bipolar junction transistor) or SiGe HBT (hetero junction bipolar transistor).Type: ApplicationFiled: April 18, 2006Publication date: December 11, 2008Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AGInventor: Jun Fu
-
Patent number: 7459368Abstract: Method for manufacturing integrated circuits having silicon-germanium heterobipolar transistors, wherein a collector semiconductor region is created, an etch stop layer is created on a connection region, an opening is introduced into this etch stop layer, semiconductor material, which is formed as a single crystal at least in the collector semiconductor region above the opening, is applied over the etch stop layer and over the opening. Before etching of the semiconductor material, a masking layer is applied above the collector semiconductor region to the semiconductor material, which protects the collector semiconductor region from the etching. Afterwards the semiconductor material is etched to the depth of the etch stop layer, the etch stop layer acting as an etch stop such that reaching an interface between the semiconductor material and the etch stop layer is detected during the etching and the etching is stopped depending on the detection.Type: GrantFiled: August 2, 2007Date of Patent: December 2, 2008Assignee: Atmel Germany GmbHInventor: Peter Brandl
-
Patent number: 7456092Abstract: According to various exemplary embodiments, a spring device that includes a substrate, a self-releasing layer provided over the substrate and a stressed-metal layer provided over the self-releasing layer is disclosed, wherein an amount of stress inside the stressed-metal layer results in a peeling force that is higher than an adhesion force between the self-releasing layer and the stressed-metal layer. Moreover, a method of manufacturing a spring device, according to various exemplary embodiments, includes providing a substrate, providing a self-releasing layer over the substrate and providing a stressed-metal layer over the self-releasing layer wherein an amount of stress inside the stressed-metal layer results in a peeling force that is higher than an adhesion force between the self-releasing layer and the stressed-metal layer is also disclosed in this invention.Type: GrantFiled: October 7, 2004Date of Patent: November 25, 2008Assignee: Palo Alto Research Center IncorporatedInventors: Thomas Hantschel, Sven Kosgalwies, David K. Fork, Eugene M. Chow
-
Patent number: 7432539Abstract: An improved imaging array (and corresponding method of operation) includes a plurality of heterojunction thyristor-based pixel elements disposed within resonant cavities formed on a substrate. Each thyristor-based pixel element includes complementary n-type and p-type modulation doped quantum well interfaces that are spaced apart from one another. Incident radiation within a predetermined wavelength resonates within the cavity of a given pixel element for absorption therein that causes charge accumulation. The accumulated charge is related to the intensity of the incident radiation. The heterojunction-thyristor-based pixel element is suitable for many imaging applications, including CCD-based imaging arrays and active-pixel imaging arrays.Type: GrantFiled: July 20, 2007Date of Patent: October 7, 2008Assignees: The University of Connecticut, Opel, Inc.Inventor: Geoff W. Taylor
-
Publication number: 20080230803Abstract: A semiconductor device that is fabricated by metamorphic epitaxial growth processes, and includes a combined graded base and active layer having a thickness less than 5000 ?. In one non-limiting embodiment, the semiconductor device is an HBT device that includes a combined doped graded buffer and sub-collector layer having a thickness less than 5000 ?, and a concentration of indium of about 86% at a top of the combined layer.Type: ApplicationFiled: March 22, 2007Publication date: September 25, 2008Applicant: Northrop Grumman Space & Mission Systems Corp.Inventors: Cedric Monier, Randy Sandhu, Abdullah Cavus, Augusto Gutierrez-Aitken
-
Publication number: 20080203434Abstract: The invention relates to a semiconductor device (10) with a substrate and a semiconductor body of silicon comprising a bipolar transistor with an emitter region (1), a base region (2) and a collector region (3) which are respectively of the N-type conductivity, the P-type conductivity and the N-type conductivity by the provision of suitable doping atoms, wherein the base region (2) comprises a mixed crystal of silicon and germanium, the base region (2) is separated from the emitter region by an intermediate region (22) of silicon having a doping concentration which is lower than the doping concentration of the emitter region (1) and with a thickness smaller than the thickness of the emitter region (1) and the emitter region (1) comprises a sub-region comprising a mixed crystal of silicon and germanium which is positioned at the side of emitter region (1) remote from the intermediate region (22).Type: ApplicationFiled: September 22, 2006Publication date: August 28, 2008Applicant: NXP B.V.Inventors: Philippe Meunier-Beillard, Raymond James Duffy, Prabhat Agarwal, Godfridus Adrianus Maria Hurkx
-
Publication number: 20080203426Abstract: A metamorphic buffer layer is formed on a semi-insulating substrate by an epitaxial growth method, a collector layer, a base layer, an emitter layer and an emitter cap layer are sequentially laminated on the metamorphic buffer layer, and a collector electrode is provided in contact with an upper layer of the metamorphic buffer layer. The metamorphic buffer layer is doped with an impurity, in a concentration equivalent to or higher than that in a conventional sub-collector layer, by an impurity doping process during crystal growth so that the metamorphic buffer layer will be able to play the role of guiding the collector current to the collector electrode. Since the sub-collector layer, which is often formed of a ternary mixed crystal or the like having a high thermal resistance, can be omitted, the heat generated in the semiconductor device can be rapidly released into the substrate.Type: ApplicationFiled: May 19, 2006Publication date: August 28, 2008Inventor: Masaya Uemura
-
Patent number: 7413963Abstract: A method of edge bevel rinse. First, a wafer having a coating material layer disposed thereon is provided. A light beam is optically projected on the wafer to form a reference pattern. The reference pattern defines a central region, and a bevel region surrounding the central region on the surface of the wafer. Subsequently, the coating material layer positioned in the bevel region is removed according to the reference pattern.Type: GrantFiled: April 12, 2006Date of Patent: August 19, 2008Assignee: Touch Micro-System Technology Inc.Inventors: Shih-Min Huang, Sh-Pei Yang
-
Patent number: 7414298Abstract: The invention relates to a process of forming a compact bipolar junction transistor (BJT) that includes forming a self-aligned collector tap adjacent the emitter stack and an isolation structure. A base layer is formed from epitaxial silicon that is disposed in the substrate.Type: GrantFiled: July 31, 2003Date of Patent: August 19, 2008Assignee: Intel CorporationInventors: Shahriar Ahmed, Mark Bohr, Stephen Chambers, Richard Green
-
Publication number: 20080191245Abstract: A method for forming a germanium-enriched region in a heterojunction bipolar transistor and a heterojunction bipolar transistor comprising a germanium-enriched region. A base having a silicon-germanium portion is formed over a collector. Thermal oxidation of the base causes a germanium-enriched region to form on a surface of the silicon-germanium portion subjected to the thermal oxidation. An emitter is formed overlying the germanium-enriched portion region. The germanium-enriched region imparts advantageous operating properties to the heterojunction bipolar transistor, including improved high-frequency/high-speed operation.Type: ApplicationFiled: March 10, 2005Publication date: August 14, 2008Inventor: Michelle D. Griglione
-
Patent number: 7396731Abstract: The present invention refers to a method for preparing a non-self-aligned heterojunction bipolar transistor comprising: preparing a patterned emitter metal on an emitter epi layer of a HBT epi structure on a substrate; preparing an emitter epitaxy below the emitter metal; applying a resist layer on the top surface covering the emitter metal and emitter epitaxy, and the base layer; applying lithography leaving the emitter epitaxy and the emitter metal covered by the resist vertically with a width pD and leaving a pattern according to the mask in the resist; depositing base metal on the entire surface; and removing the remaining resist and the base metal covering the resist defining a base metal, the base metal being spaced from the emitter epitaxy and the emitter metal by a distance xD from 0.05 ?m to 0.7 ?m. The present invention refers to a non-self-aligned heterojunction bipolar transistor as prepared by this method.Type: GrantFiled: October 15, 2004Date of Patent: July 8, 2008Assignee: HRL Laboratories, LLCInventor: Charles H. Fields
-
Patent number: 7390720Abstract: A bipolar transistor structure includes an intrinsic base layer formed over a collector layer, an emitter formed over the intrinsic base layer, and an extrinsic base layer formed over the intrinsic layer and adjacent the emitter. A ring shaped collector implant structure is formed within an upper portion of the collector layer, wherein the ring shaped collector implant structure is disposed so as to be aligned beneath a perimeter portion of the emitter.Type: GrantFiled: October 5, 2006Date of Patent: June 24, 2008Assignee: International Business Machines CorporationInventor: Francois Pagette
-
Patent number: 7390721Abstract: Methods for fabricating a heterojunction bipolar transistor having a raised extrinsic base is provided in which the base resistance is reduced by forming a silicide atop the raised extrinsic base that extends to the emitter region in a self-aligned manner. The silicide formation is incorporated into a BiCMOS process flow after the raised extrinsic base has been formed. The present invention also provides a heterojunction bipolar transistor having a raised extrinsic base and a silicide located atop the raised extrinsic base. The silicide atop the raised extrinsic base extends to the emitter in a self-aligned manner. The emitter is separated from the silicide by a spacer.Type: GrantFiled: September 21, 2005Date of Patent: June 24, 2008Assignee: International Business Machines CorporationInventors: Peter J. Geiss, Marwan H. Khater, Qizhi Liu, Randy W. Mann, Robert J. Purtell, BethAnn Rainey, Jae-Sung Rieh, Andreas D. Stricker
-
Publication number: 20080128749Abstract: A method and system for providing a semiconductor device is described. The method and system include providing a compound region and providing a doped region. The compound region includes an alloy having an impurity. The impurity has a graded profile in the compound region. The doped region includes a dopant having a profile. The profile includes a retrograde region. In one aspect, the semiconductor device is a bipolar transistor. In this aspect, the method and system include providing an emitter region, a collector region, and a compound base region. The compound base region resides between the emitter region and the collector region. The compound base region has a collector side and includes an alloy and a dopant having a profile. The profile includes a retrograde region residing on the collector side of the compound base region.Type: ApplicationFiled: December 1, 2006Publication date: June 5, 2008Inventor: Darwin Gene Enicks
-
Publication number: 20080128754Abstract: Provided are a SiGe semiconductor device and a method of manufacturing the same.Type: ApplicationFiled: November 29, 2007Publication date: June 5, 2008Applicant: Electronics and Telecommunications Research InstituteInventors: Sang Hun KIM, Hyun Cheol BAE, Sang Heung LEE
-
Publication number: 20080124882Abstract: A heterojunction bipolar transistor is formed in a semiconductor substrate of a first conductivity type including a collector region. A base region is formed on the substrate and an emitter region is formed over the base region. At least one of the collector, base and emitter regions includes a first region doped with an impurity having a first concentration and a second region doped with the impurity having a second concentration. Noise performance and reliability of the heterojunction bipolar transistor is improved without degrading ac performance.Type: ApplicationFiled: November 9, 2007Publication date: May 29, 2008Inventors: Peter J. Geiss, Alvin J. Joseph, Rajendran Krishnasamy, Xuefeng Liu